

# **ARMish Processor**

**Karlo Godfrey Escalona Gregorio**

**Contents**

<b>1</b>	<b>2025/07</b>	<b>1</b>
1.1	2025/07/12 . . . . .	1
1.2	2025/07/13 . . . . .	1
1.3	2025/07/29 . . . . .	1
1.4	2025/07/30 . . . . .	1
1.5	2025/08/04 . . . . .	1

# **1 2025/07**

## **1.1 2025/07/12**

- Created Github and documentation
- Finished ISA design

## **1.2 2025/07/13**

- Updated ISA design section of documentation

## **1.3 2025/07/29**

- Assembler Research
  - A two-pass assembler sounds simplest

## **1.4 2025/07/30**

- The first-pass portion of the assembler is completed.
- Fixed some issues with the instruction set design
  - Dealing with immediates in the floating point instructions will be done by using fixed point immediates and the converting them to floating point numbers through an instruction.
  - Removed write-back and pre/post indexing bit options for D-type instructions
- TODO: Second-pass portion of the assembler

## **1.5 2025/08/04**

- Updated assembler with formatting option
- Went into more detail for the instruction encoding for add/sub, mul/div, and mac instructions
- TODO: Finish documentation for the remaining instructions and second-pass assembler