# 组成原理 Lab\_0


#### 黄万超 PB21000209

#### 我的代码:


```
module clock(
 2
         input clk,
         input rst,
 4
        output [2:0] hour,
 5
         output [3:0] min,
        output [4:0] sec
 6
 7
    );
 8
         Sec Sec(.clk(clk),.rst(rst),.sec(sec));
 9
10
        Min Min(.clk(clk),.rst(rst),.sec(sec),.min(min));
        Hour Hour(.clk(clk),.rst(rst),.sec(sec),.min(min),.hour(hour));
11
12
    endmodule
13
14
    module Sec (
15
16
        input clk,
17
         input rst,
        output reg [4:0] sec
18
19
        always @(posedge clk or posedge rst) begin
20
21
             if(rst==1)
22
                 sec <= 0;
23
             else begin
24
                 if(sec==5'h13)
25
                      sec <= 5'h0;
26
                 else
27
                 sec<=sec+1;
28
             end
         end
29
    endmodule
30
31
    module Min (
32
33
         input clk,
         input rst,
34
         input [4:0] sec,
35
36
        output reg [3:0] min
37
    );
         always @(posedge clk or posedge rst) begin
38
39
             if(rst==1)
40
                 min <= 0;
             else begin
41
                 if (min==4'h9 && sec==5'h13)
42
43
                     min<=4'h0;
                 else begin
44
                     if(sec==5'h13)
45
46
                          min<=min+1;</pre>
```

```
47
                  end
48
             end
         end
49
    endmodule
50
51
52
    module Hour (
53
         input clk,
54
         input rst,
55
         input [3:0] min,
56
         input [4:0] sec,
57
         output reg [2:0] hour
58
    );
59
         always @(posedge clk or posedge rst) begin
60
             if(rst==1)
                  hour<=0;</pre>
61
62
             else begin
63
                  if(hour==3'h4 && min==4'h9 && sec==5'h13)
64
                      hour <= 3'h0;
65
                  else begin
                      if(min==4'h9 && sec==5'h13)
66
67
                           hour<=hour+1;</pre>
68
                  end
69
             end
70
         end
    endmodule
71
```


### 所有模块的仿真波形:



初始波形




0分钟 -> 1分钟



0小时 -> 1小时




4小时9分钟19秒 -> 0小时0分钟0秒




总体波形


## 生成的电路图:




Clock模块总体电路



Sec模块电路



#### Min模块电路



Hour模块电路

# 实验反馈:

挺好,没想出什么毛病。