


Block Diagram:-


8051 MICROCONTROLLER



The following are the resources offered by 8051 uc.

- * 8 bit CPU
- * On-chip oscillator
- * 4 KB of ROM (program memory)
- * 128 bytes of RAM (Data memory)
- * 21 special function register
- * 32 I/O lines
- * 64 KB address space for external data memory
- * 64 KB address space for program memory
- * Two 16 bit timer/counter
- * five source interrupt structure
- * full duplex serial port
- * Bit - addressability

Architecture :-



Special Function Registers

All the resources in 8051 can be accessed through special function registers maintained in the internal data memory. There are 21 SFRs in the 8051. Some special function registers are bit-addressable.

ACC	- accumulator	
B	- B register	
PSW	- Program Status Word	
SP	- Stack Pointer	
DPTR (low)	- Data Pointer low	
DPTR (high)	- " High	
P0	- Port 0	
P1	- Port 1	
P2	- Port 2	
P3	- Port 3	
IP	- Interrupt Priority	
IE	- Interrupt Enable	
T2COF	TMOD	- Timer / Counter Mode
TCN	- Timer / Counter Control	
TTHO	- Timer 0 reg (High)	
TLO	- : " 4 (Low)	
THI	- Timer 1 reg (High)	
TLI	- " (Low)	
SCON	- Serial Control	
SBUF	- Serial Data Buffer	
PCON	- Power Control	

I/O Ports

Port 0 (P0.0 - P0.7)

These are 8 bit bidirectional I/O port which are bit addressable. These pins also act as the lower part of the address bus as well as data bus while accessing external data memory.

Port 1 (P1.0 - P1.7)

This is an 8 bit bidirectional I/O port with internal pull up.

Port 2 (P2.0 - P2.7)

This is also an 8 bit bidirectional I/O with internal pull ups. This also has the alternate function of higher order address byte, while accessing the external memory.

Port 3 (P3.0 - P3.7)

This is an 8 bit bidirectional I/O port with internal pullups. This also has other alternate functions of higher order address byte, while accessing the external memory which are listed below.

P3.0 - RXD (Serial input)

P3.1 - TXD (Serial output)

P3.2 - INT0 (External interrupt)

P3.3 - INT1 (External interrupt 1)

P3.4 - TO (Timer 0 external input)

P3.5 - TI (Timer 1 ")

P3.6 - WR (Write for ext data memory)

Timer / Counters

(3)

The 8051 has two 16 bit timers/counters. These can be programmed independently. There is a bit in TMOD SFR that specifies whether it is a timer or counter. If this bit is set, it works as a counter and if reset, works as a timer.

Each timer can be operated in any of the four modes.

Mode 0 : 13 bit timer

Mode 1 : 16 bit timer

Mode 2 : 8 bit timer with auto reload

Mode 3 : Two split timer

Timers can be used for

1) Generating delay

2) Measuring time length between events

3) Counter

4) As a baud rate generator

Serial Port

The 8051 microcontroller has got all the circuitry in it for serial transmission. The RXD pin is used to receive input data serially and TXD pin is used to transmit data serially. The serial communication is full duplex, meaning that 8051 can receive & transmit at the same time. The receiving unit is buffered and transmitting & receiving the data.

This can be configured into four modes depending on the application.

Mode 0 : Shift reg with constant baud rate

Mode 1 : 8 bit UART with variable "

Mode 2 : 9 bit UART with constant "

Mode 3 : 9 bit UART with variable "

INTERRUPT

There are five interrupt sources in 8051.
They are

- (1) External interrupt 0 (Highest priority)
- (2) External " "
- (3) Timer 0 interrupt
- (4) Timer 1 "
- (5) Serial interrupt (Lowest priority)


All the five interrupts are maskable and are vectored interrupts. Each has its own ISR address fixed by the manufacturer.

Each of these interrupt can be individually enabled or disabled by setting or clearing a bit in the special function register. I.E. All these sources can be programmed either to high priority level or lower priority level, by setting or clearing bits in the IP register.

Memory Organisation

(4)

The 8051 can access up to 64 KB program memory and 64 KB of external data memory and internal RAM locations.



This belongs to Harvard Architecture

Since program & data memory are separate.

Program Memory

If $\overline{EA} = OV$
External prog. memory \Rightarrow 0000 - FFFF (64K)

If $\overline{EA} = SV$
Internal prog. memory \Rightarrow 0000 - DFFF (4K)
External " " \Rightarrow 1000 - FFFF (60K)


Data Memory

The 8051 can access 64 KB of external memory and 128 bytes of internal data RAM.


and also 21 special function registers.

For accessing external data memory, the processor can issue either 8 bit or 16 bit address. To access internal data memory, 8 bit address is used. The lower 128 addresses are used as 128 bytes on chip RAM and upper (128-255) are used as address for various SFR's.

Internal RAM Partitioning



The lowest 32 bytes (0-31) are reserved for 4 banks of 8 registers, each R0-R7, out of which one bank may be used at any time. The working bank is specified in two bits of program status word (PSW).



Pin diagram of 8051

(5)

P1.0	1	Vcc
P1.1	2	P0.0 / ADO
P1.2	3	P0.1 / AD1
P1.3	4	P0.2 / AD2
P1.4	5	P0.3 / AD3
P1.5	6	P0.4 / AD4
P1.6	7	P0.5 / AD5
P1.7	8	P0.6 / AD6
RST / VPD	9	P0.7 / AD7
RXD / P3.0	10	EA / VPP
TXD / P3.1	11	ALE / PROG
INT0 / P3.2	12	PSEN
INT1 / P3.3	13	P2.7 / A15
TO / P3.4	14	P2.6 / A14
T1 / P3.5	15	P2.5 / A13
WR / P3.6	16	P2.4 / A12
RD / P3.7	17	P2.3 / A11
XTAL2	18	P2.2 / A10
XTAL1	19	P2.1 / A9
VSS	20	P2.0 / A8

Vcc → power supply Vss → Gnd

P0.0 - P0.7 → Port 0 (I/O)

OR
ADO / AD7 (Address / data for ext memory)

P1.0 - P1.7 → Port 1 (I/O)

P2.0 - P2.7 → Port 2 (I/O) or A8-A15 (Address for ext mem)

P3.0 - P3.7 → Port 3 (I/O)

other fns: RXD - (serial input) TXD - (serial output) INT0 → Ext interrupt
WR → Ext memory write RD → External memory read

INT1 → Ext interrupt TO - Timer0 ext. input T1 → Timer1 ext. input

RD → External memory read

ALE / PROG → Address latch enable

XTAL2 & XTAL1 → Internal CLK crystal

PSEN → for fetching data from external program memory

EA / VPP → Internal program memory → Ext. prog. memory






Reset → Reset the chip.

Timing Diagram

The clock generating circuit in 8051 divides the oscillator clock by 2 and provides a two phase clock to the CPU. Phase-1 (P₁) will be active during first half of each of clock periods and phase-2 (P₂) will be active during second half.

A machine cycle consists of six internal clock periods S₁ to S₆ (also called states) or 12 oscillator clock cycles. All arithmetic and logic operations takes place during phase-I.

Internal register to register transfers, fake place, during phase-II



ALE is generated twice in each machine cycle, once during S1P2 and S2P1 and second time during S4P2 and S5P1. This signal is used for latching lower order address from data. However, during memory access, ALE is not generated.

I/O PORTS

The 8051 has four bidirectional ports P0-P3. Each I/O line can be independently used as either input or output line.

Each port line contains a latch, a driver and an input buffer.

Port 0 (P0)

Control signal

Address/Data bit

Read latch enable bit

Internal
S/m bus

Write to
latch enable bit

Read pin
data bit

This is an 8 bit open collector bidirectional I/O port. It can perform two functions


* Simple I/O operation

* External memory interface for lower order address bus and data bus.

(i) Simple I/O operation

When a 1 is loaded to the latch as part of I/O operation, both the FETs T₁ and T₂ are turned off. This causes port 0 pin to float to high impedance state and it gets connected to the pin read buffer. An external pull up register is

(6)



required to supply a high output. Thus the port is configured for input operations. Information on P_0 pin is transferred to internal bus when read pin signal is generated.

(When used as an output port, data will be directly loaded to latch. If a 0 is the output on the latch, it will turn on FET T_2 and thus the output pin will be grounded. If a 1 is being output, the output pin will float to high impedance state and external pull up register may be used to output 1 as data state).

iii) External Memory Interface


For any read/write to external memory, first the address and then data transfer will be done. When address is to be transferred to the pin, the control signals will connect address information directly to pin through FETs $T_1 \times T_2$. The port latch is disconnected in this case.

If address bit = 1, then T_1 will be turned ON and T_2 will be turned off. This will cause logic 1 signal on the port pin. When address bit = 0, then T_1 is turned off and T_2 is turned ON. This will ground the output pin and provide logic 0 signal.

* After the transfer of address information, if memory read is required, then 8051 places a 1 on latch and reconfigures pin to receive data.

PORT 1 (P1)

This is a bidirectional I/O port with internal pull ups. The circuit has three FETs T_1 , T_2 and T_3 . FETs T_2 and T_3 work as internal pull up to T_1 .



When Port 1 is used as, input, logic level 0 is loaded to latch. This will turn off FET T_1 . This will effectively float port pin to high impedance state and will be connected to pin read buffer. The pin is at logic level 1 at this instant. An external device may place a 0 by driving the pin to ground, or it may place a 1 on pin by leaving it at logic state 1.


When used as an output port, the value will be loaded to latch. The latches will contain level 0 will turn off FET T_1 and this will drive the pin high through the pull up register formed by T_2 & T_3 . The latches containing level 0 will turn on FET T_1 . This will ground port pin and will show logic level '0'.

PORT 2

This can be used as a

* Bidirectional I/O port

* Output Higher order address bus for external



When used as an input port, the logic level '1' is stored in the latch. The FET T₁ is turned off and floats in the high impedance state. The pin is directly connected to Pin read buffer. The external device can place a '0' or '1' on pin.


When used as an output port, the working is as follows. The latch containing 0 will turn on FET T₁, thus grounding pin. The latch containing 1 will turn off FET, thus the pin will be driven to logic level '1'.

When Port 2 is used to output higher order address bits for external memory access, the control signal will bypass the latch and the address bits are directly connected to pin through FETs.

8051 MICROCONTROLLER

PORT 3

Port 3 is a bidirectional I/O port with internal pull up. Different pins of port 3 also facilitate alternate functions. The function of port 3 is either under the control of port latches or special function registers. These pins are individually programmable.



Alternate functions of different pins of Port 3

- P3.0 → Serial data i/p (RXD)
- P3.1 → Serial data o/p (TXD)
- P3.2 → External interrupt 0 ($\overline{INT0}$)
- P3.3 → " " " (INT1)
- P3.4 → Timer 0 external i/p (T0)
- P3.5 → Timer 1 " (T1)
- P3.6 → External data memory write strobe (\overline{WR})
- P3.7 → " " " read " (RD)

Simple Programs for I/O Port Programming

1) Write a program to receive data from port and send the same to port 1

```
MOV A, #0FFH ; Make P0 as  
MOV P0, A ; input port  
BACK: MOV A, P0 ; Read data from P0  
MOV P1, A ; send to P1  
SJMP BACK
```

2) Write a program to toggle all the bits of port 1 continuously.

```
MOV A, #55H ; To make alternate bits ON & OFF  
BACK: MOV P1, A  
ACALL DELAY  
CPL A ; To make alternate bits OFF & ON  
SJMP BACK  
END  
DELAY: MOV R4, #255  
H2: MOV R3, #55  
H1: DJNZ R3, H1  
DJNZ R4, H2  
RET
```

(or)

```
BACK: MOV A, #55H  
MOV P1, A  
ACALL DELAY  
MOV A, #AAH  
MOV P1, A  
SJMP BACK
```

Write a program to
toggle (blink) bit P1.2 continuously.

P1.2 (9)

BACK: CPL P1.2

ACALL DELAY

SJMP BACK

DELAY: MOV R1, #255

H1: DJNZ R1, H1

RET

(OR)

BACK: SETB P1.2

ACALL DELAY

CLR P1.2

ACALL DELAY

SJMP BACK

*) Write a program to create a square wave
of 50% duty cycle on bit 0 of port 1
50% duty cycle means on and off states have
same length.

BACK: SETB P1.0 ; make P1.0 high

ACALL DELAY

CLR P1.0 ; make P1.0 low

ACALL DELAY


SJMP BACK

DELAY: MOV R2, #255

H2: MOV R3, #20

H1: DJNZ R3, H1


DJNZ R2, H2



5) Write a program to create a square wave 66% duty cycle on bit 3 of port 1
 66% duty cycle means 'on' state is twice the off state.

```


BACK: SETB P1.3
      ACALL DELAY
      ACALL DELAY
      CLR P1.3
      ACALL DELAY
      SJMP BACK
    
```



6) Assume that bit P2.3 is an input and represents the condition of oven. If it goes high, it means that oven is hot. Monitor bit continuously. Whenever it goes high, send a high to low pulse to port P1.5 to turn on buzzer

```

SETB P2.3 ; make as ip
here: JNB P2.3, here ; monitor
      SETB P1.5 ; set P1.5
      CLR P1.5 ; low pulse to P1.5
    
```



SJMP here

7) A switch is connected to pin P1.0 and an LED to pin P2.7. Write a program to get status of switch and send to LED

```

SETB P1.0 ; make as ip
AGAIN: MOV C, P1.0 ; read sw status to CF
        MOV P2.7, C ; send to LED
    
```

BIT

directive

(10)

This is a widely used directive to assign bit addressable I/O and RAM locations. This allows a program to assign I/O or RAM bit at the beginning of program, making it easier to modify them.

EQU directive

This is used to assign address for the byte addressable locations.

8) An LED is connected to pin P1.7. Write a program to toggle LED forever

LED BIT P1.7 ; using bit directive

HERE: CPL LED

LCALL DELAY

SJMP HERE

DELAY: MOV R3, #255

here: DJNZ R3, here

RET

a) A switch is connected to pin P1.7, Write a program to check the status of switch and make the following decision.

a) If SW=0, send "No" to P2

b) If SW=1, send "Yes" to P2

SW ~~BAT~~ P1.7

MYDATA EQU P2

here: MOV C, SW

; read SW

JC OVER

; go to over if SW=1

MOV MYDATA, # 'N' ; send 'N' to port 2

MOV MYDATA, # 'O' ; send 'O' to "

SJMP here

OVER: MOV MYDATA, # '4'

MOV MYDATA, # 'E'

MOV MYDATA, # 'S'

SJMP here

END

TIMERS

(11)

The 8051 has two 16 bit timer/counters. These can be programmed independently. There is a bit in TMOD SFR that specifies whether it is a timer or as a counter. If this bit is set, the timer/counter will work as a timer. If this bit is reset, the timer/counter will work as a counter.

Timer mode

When functioning as timer, the timer register (TH1/TL1) for Timer1 or (TH0/TL0) for Timer0 is incremented after every m/c cycle.

Counter mode

If it is required to count the number of occurrences of particular event, the timer/counter needs to be used in counter mode.

When used as an event counter, the registers are incremented whenever a 1 to 0 transition is sensed at T0 or T1 pins of 8051. The T0 & T1 pins are scanned during every m/c cycle.

Different Modes of Timers

The timers can function in four different modes

(i) Mode 0 - 13 bit timer


(ii) Mode 1 - 16 bit timer

(iii) Mode 2 → 8 bit timer with auto-reload

(iv) Mode 3 - Split Timer 0 as two 8 bit timers

MODE 0 :

In this mode, TLO and THO for Timer0 (T1, T0, Timer1) are used as 13 bit register. (ie) 8 bits of TLO(T1) and 5 lower most bits of THO(T0) are used for counting purpose. As the count rolls over from all 1's in the register to all 0's (ie max count = 1FFF), the interrupt (TFO / TFI) in TCON SFR is set.



If $C/F=0$, then register is incremented after every m/c cycle (ie) at rate of $1/12^{\text{th}}$ of osc freq
 For register to be incremented, the control switch should be closed. There are many ways by which this logic can be implemented.

* Case 1 (Independent of external ctrl)

$$TRO = 1$$

$$\text{Gate} = 0 \wedge \text{INTD} = 0/1$$

* Case 2 (dependent of external ctrl)


$$TRO = 1$$

$$\text{Gate} = 1 \wedge \text{INTD} = 1$$

MODE 1:


This is similar to mode 0, except that in this, 16 bits (ie) full timer 1 are used for counting. The interrupt flag is set only when max. count (FFFF) is reached.

(12)



MODE 2:


In this mode, the timer register is 8 bits wide. TLO for Timer 0 (TL1 for Timer 1) is used for this purpose. This mode is also called auto reload mode as the timer generates an interrupt on overflow and after generating interrupt on overflow, will also reload the value from TH0 into TLO.



MODE 3:

If Timer 0 is put into mode 3, then it acts as two split 8 bit counters. In this case all Timer 0 control bits (C/T, GATE, TR0, TF0, TINT0) are used by T0 itself and TH0 register is locked in a timer function.

TH0 is counting machine cycles and has taken over the use of TR1 and TF1 from Timer 1. So TH0 will now control Timer 1 interrupt. If Timer 1 is put in mode 3, it just holds the count. The effect is same as setting TR1=0, hence opening switch.




Special

function Registers (SFR's) used with TIMERS

(13)

i) TMOD



Gate : 0 → Timer controlled by T_{R1} / T_{R0} bits
 irrespective of INT₀ / INT₁ pin


1 → Timer ~~controlled~~ depend on INT₀ / INT₁ pin and also on T_{R1} / T_{R0} bits

C/T : 0 → Timers (count no of m/c cycles ~~internal~~ (external if))
1 → Counter (count negative transitions at T₀ / T₁ pins ~~at~~ (external if)).

M₁, M₀ : Specify the mode of timer/counter

M ₁	M ₀	Mode	Function
0	0	0	13 bit timer / counter
0	1	1	16 bit timer " "
1	0	2	8 bit with auto reload
1	1	3	Split Timer 0 into two 8bit counters

ii) TCON : Timer Control Registers



TF1 → Timer 1 overflow flag bit → interrupt bit

TR1 → Timer 1 run bit

TFO → Timer 0 overflow flag bit

TR0 → Timer 0 run bit

Finding values to be loaded into timer (Mode 1)

Assume that crystal freqn f = 11.0592 MHz
Time period = $\frac{1}{f/12} = 1.085 \mu s$.

- 1) Divide the desired time delay by $1.085 \mu s$
- 2) Find $65536 - n$, where n is decimal value from Step 1
- 3) convert the result from step 2 into hex, where yyxx is the hex value to be loaded into timer's register
- 4) Set TL = xx and TH = yy.

For Mode 2

find $256 - n$ instead of $65536 - n$ is the above and load the equiv hex value to TH register


Steps to program in mode 1

- * Load TMOD value reg indicating which Timer is to be used and the mode
- * Load registers TL and TH with initial count values
- * Start the timer (TR0 | TR1=1)
- * Keep monitoring timer flag (JNB TFx, target). Get out of loop when $TF_x = 1$
- * Stop the timer (TRx = 0)
- * Clear the TF flag for next round
- * Go back to step 2 to load TH and TL again

Special function Registers (SFR's) used with TIMERS

(13)

3. (i) TMOD (Timer mode Control Register)



Gate : 0 → Timer controlled by T_{R1} / T_{R0} bits
irrespective of I_{T0} / I_{T1} pin


. 1 → Timer ~~controlled~~ depend on I_{T0} / I_{T1} pin and also on T_{R1} / T_{R0} bits

C/T : 0 → Timers (Count no of m/c cycles @ internal clk)
1 → Counter (count negative transitions at T₀ / T₁ pins @ external clk).

M₁, M₀ : Specify the mode of timer/counter

M ₁	M ₀	Mode	Function
0	0	0	13 bit timer / counter
0	1	1	16 bit timer " "
1	0	2	8 bit with auto reload
1	1	3	Split Timer 0 into two 8bit counters

ii) TCON : Timer Control Registers



T_{F1} → Timer 1 overflow flag bit → interrupt bits

T_{R1} → Timer 1 run bit

T_{F0} → Timer 0 overflow flag bit

T_{R0} → Timer 0 run bit

Steps in mode 2


- * Load TMOD reg
- * Load reg TH alone (8 bit)
- * Start the timer
- * Keep monitoring timer flag
- * When set, stop timer & clear flag
- * Go back to step 4, since mode 2 is auto reload

(14)

Examples for Timer Programming

Q) Write a program to generate square wave of 50% duty cycle on P1.5 bit. Use Timer 0, mode 1 to generate delay of 5ms.

TMOD



0 0 0 0 0 0 0 1 $\Rightarrow (01)_H$ Timer 0, mode 1

To calculate values for Timer reg

Desired delay = 5 ms

$$\frac{5 \text{ ms}}{1.085 \mu\text{s}} = 4608$$

$$65536 - 4608 = 60928 \Rightarrow (EEOO)_H$$

$$TH_0 = (EE)_H \quad TL_0 = (00)_H$$

Program

HERE: CPL P1.5

A CALL DELAY

SJMP HERE

DELAY:

MOV TMOD, #01H

MOV TLO, #~~00~~0H

MOV THO, #0EEH

SETB TR0

AGAIN: JNB TF0, AGAIN

CLR TR0

CLR TF0

RET

(OR)

MOV TMOD, #01H

HERE: MOV TLO, #~~00~~0H

MOV THO, #0EEH

CPL P1.5

A CALL DELAY

SJMP HERE

DELAY:

SETB TR0

AGAIN: JNB TF0, AGAIN

CLR TR0

CLR TF0


RET

Write a program to generate a square wave (L) pm P2.3 (use Timer1, mode 2)

of 2 kHz frequency on
(66% duty cycle)

$$T = \frac{1}{2 \times 10^3} = 0.5 \text{ ms}$$

$$\frac{1}{2} \times 0.5 \text{ ms} = 0.25 \text{ ms}$$



65536 - $\frac{0.25 \text{ ms}}{1.085 \mu\text{s}} \Rightarrow (6A)_H$

TMOD

$$0 \ 0 \ 1 \ 0 \ 0000 \Rightarrow (20)_H$$

Program

```
MOV TMOD, #20H
MOV TH1, #00H
MOV TL1, #6AH
```

AGAIN: SETB P2.3

ACALL DELAY

ACALL DELAY

CLR P2.3

ACALL DELAY

SJMP AGAIN

DELAY:

SETB TR0

here: JNB TF1, here

CLR TR0

CLR TF0

RET

3) Assume that clock pulses are fed into pin 7
write a program for counter 1 in mode 2 to
count the pulses and display state of TLI
count on P2.

TMOD

$$0\ 1\ 1\ 0\ 0\ 0\ 0\ 0 \Rightarrow (60)_H$$

Program

```
MOV TMOD, #60H ; Counter 1 mode 2
MOV TH1, #0      ; clear reg
SETB P3.5        ; make TR1 input
AGAIN: SETB TR1   ; start
BACK: MOV A, TLI  ; get count TLI
    MOV P2, A       ; display on port 2
    JNB TF1, BACK
    CLR TR1
    CLR TF1
    SJMP AGAIN
```

SERIAL PORT

The 8051 microcontroller has got all the circuitry in it for serial transmission. The RXD pin is used to receive input serially and TXD pin is used to transmit data serially.

The serial communication is full duplex, in that the 8051 can receive and transmit at same time. The receiving unit is buffered as well. Thus the reception of second byte or the frame data can start even before the first byte is received by CPU. Since the buffer is only one byte wide, the byte before second byte is received, otherwise one of the bytes will be lost. The special function register SBUF is used for both receiving & transmitting the byte. A write into SBUF will initiate the process of transmission.

The serial port in 8051 can be configured into four different modes.

- * Mode 0
- * Mode 1
- * Mode 2
- * Mode 3.

MODE 0:

- * Receives & transmits through RXD pin.
- * TXD outputs the shift clock.
- * 8 bits of data are transmitted / received.
- * While transmitting / receiving, LSB of the byte is sent least significant first.

(16)

* Baud rate is constant \propto is $\frac{1}{12}$ th of HSE
oscillator frequency

* TI | RI interrupt flag is raised after TX / RX.

MODE 1:

* Transmits 10 bits of information through TXD and

receives 10 bits of information through RXD

* The first bit is the start bit followed by
8 bits of data (LSB first) and then a stop bit (high).

Once the stop bit is received, it means that the
reception of one frame is complete & a byte of data has
come.

* TI | RI interrupt flag is raised after TX or RX

* Baud rate is variable.

MODE 2:

* 11 bits are transmitted or received

1 bit for start

8 bits for data

1 bit can be programmed (Parity bit),

1 bit for stop

* Baud rate is programmable ($\frac{1}{32}$ th or $\frac{1}{64}$ th of osc freq)

Most commonly used mode

MODE 3:

This is the same as mode 2 except
that it has variable baud rate

FR's associated with serial port

(1) SCON (serial control register).

Used to define operating modes.

(17)

7	6	5	4	3	2	1	0
SM0	SM1	SM2	REN	TB8	RB8	TI	RI

SM1	SM0	Mode	Description	Baud rate
0	0	0	Shift reg	$\frac{1}{12}$ th osc freq
0	1	1	8 bit UART	variable
1	0	2	9 bit UART	$\frac{1}{64}$ or $\frac{1}{32}$ ($SMOD=0$)
1	1	3	9 bit UART	variable

SM2 → 1 → Multiprocessor communication

0 → Single " "

REN → 1 → Enables serial reception

0 → Disables " "

TB8 → 9th bit of data to be transmitted

RB8 → 9th bit of " " received

TI → Transmit interrupt flag (set when Tx is complete)
must be cleared by s/w

RI → Receive interrupt flag (set when Rx is complete)
must be cleared by s/w

(2) PCON

7th bit alone is used here

Bit 7 → SMOD → 0 → Normal baud rate

1 → double 11

Examples for Serial Port Programming

Finding Baud Rate values to be loaded into Timer reg

e.g) To get baudrate of 9600 bps

$$\frac{28800}{9600} = 3 \quad \text{→ UART freq}$$

$$\therefore TH1 = -3 \quad (\text{or}) \quad (FD)_{16}$$

For 4800 bps baudrate

$$\frac{28800}{4800} = 6$$

$$TH1 = -6$$

e.g) 1) Write a program for 8051 to transfer letter 'A' serially at 4800 baud rate continuously.

Soln:

```
MOV TMOD, #20H ; Timer1, mode 2  
MOV TH1, #-6 ; 4800 baud rate  
MOV SCON, #50H ; serial port mode 2 enable  
SETB TR1 ; start timer 1
```

AGAIN: MOV SBUF, #'A'

here: JNB TI, here

CLR TI

SJMP AGAIN

Write a program to transfer the message "YES" serially at 9600 baud rate continuously.

Soln:

```
MOV TMOD, #20H ; Timer 1, mode 2  
MOV TH1, #-3 ; 9600 baud  
MOV SCON, #50H ; Serial port mode 2  
SETB TRI
```

AGAIN: MOV A, #'Y'

ACALL TRANS

MOV A, #'E'

ACALL TRANS

MOV A, #'S'

ACALL TRANS

SJMP AGAIN

TRANS: MOV SBUF, A

here: JNB TI, here

CLR TI

RET

3) Write a program to receive bytes of data serially and put them in P1. Set baud rate at 4800 Hz

Soln: MOV TMOD, #20H

MOV TH1, #-6

MOV SCON, #50H

SETB TRI

here: JNB RI, here

MOV A, SBUF

MOUT P1, A

INTERRUPTS

The 8051 has five interrupt sources. Other than RESET, each of these interrupts can be programmed independently. They are

<u>Priority level</u>	<u>Source</u>	<u>Description</u>
(Highest) RESET	$\overline{\text{INTO}}$	To reset processor
	Timer0	External request from P3.2 pin
	$\overline{\text{INTI}}$	Overflow from Timer0 activates interrupt request flag TFO
	Timer1	External request from P3.3
		Overflow from Timer1 activates interrupt request flag TFI
(Lowest) Serial port		Completion of transmission or reception of serial frame activates the flags TX or RX

Each of these interrupt sources can be individually enabled or disabled by clearing a bit in the special function register IE except Reset (non-maskable).

All these sources can be programmed to a high priority level or low priority level by setting or clearing bits in the IP (Interrupt Priority) register.

All these interrupt are separately scanned during each machine cycle. The processor will go to the interrupt service routine (ISR) in the next machine cycle, provided it is not blocked by any of the following conditions.

- * An interrupt of equal or higher priority level is already in progress.
- * No interrupt request will be responded to until the instruction in progress is completed.

* ~~deadlock~~

ISR locations

Source	Location
RESET	00000H
<u>INTO</u>	0003H
TO	0010BH
<u>INTI</u>	0013H
T1	001BH
Serial port	0023H

Before going to these ISR locations, it stores the program counter value in stack, so that when RETI instruction of ISR is executed, the processor can return to the location where the interrupt took place.

Special function registers associated with interrupt

1) IE (Interrupt Enable) Register

7	6	5	4	3	2	1	0
EA	-	-	ES	ETI	EXI	ETO	EXO

EA → 1 → Enables all interrupts
0 → Disables "

ES → Enables / disables serial port interrupt

ETI → " Timer 1 "

EXI → " external interrupt 1

ETO → " Timer 0 "

EXO → " external interrupt 0 "

2) IP (Interrupt Priority) Register

7	6	5	4	3	2	1	0
-	-	P	-	PS	PTI	PXI	PTO

↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓
 Serialport Timer External External External External
 priority bit " " " " " " " "

3) TCON Register

7	6	5	4	3	2	1	0
TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0

Interrupt edge
flag for
INT1

1 → -ve edge
triggered up for INT1
0 → low level
triggered up for INT1

→ needs
higher
for INT
0 → lower
triggered
for INT1

examples for interrupt Programming

(20)

D External Interrupt Programs

- (i) Assume that INT1 pin is connected to a switch that is normally high. Whenever it goes low, it should turn on an LED. The LED is connected to P1.3 and is normally off. When it is turned on, it should stay on for a fraction of second. As long as the switch is pressed low, the LED should stay on.

Soln:

```
ORG 4100H  
MAIN: MOV IE, #84H ; enable INT1
```

here: SJMP here

END

```
ORG 0013H ; INT1 ISR  
ISR: SETB P1.3 ; turn on LED  
      MOV R3, #255
```

here: DJNZ R3, here ; stay on for a second

CLR P1.3

RETI

- ii) Write a program to count the no of pulse (falling edge) connected to INT0 pin (P3.2) and display the count on P2.

```
ORG 4100H  
MAIN: MOV IE, #81H ; enable INT0
```

```
MOV R4, #00H ; Initialise count reg  
back: MOV A, R4  
      MOV P2, A  
      SJMP back  
END
```

```
ORG 0003H ; ISR for INT0  
ISR: INC R4  
      RETI
```

TIMER- INTERRUPT PROGRAMS

- 3) Write a program that continuously get 8 bit data from P0 and sends it to P1 while simultaneously creating square wave of 200 μ s period on P2.1. Use Timer0 (Mode 2) to create square wave.

$$T_{HO} = \frac{100 \mu s}{1.085 \mu s} = 92 \Rightarrow (A4)_H$$

ORG 4100H

```
MAIN: MOV TMOD, #02H ; Timer 0, mode 2  
      MOV P0, #0FFH ; Make P0 input port  
      MOV TH0, #A4H ; set timer ON value  
      MOV IE, #82H ; Enable Timer 0 interrupt  
      SETB TR0 ; Start timer 0  
  
BACK: MOV A, P0 ; data from P0  
      MOV P1, A ; send to P1  
      SJMP BACK ; continuously
```

• ORG 000BH ; ISR for Timer
 • CPL P2.1 ; create square wave
 RETI

(2)

NOTE: for Timer mode 1, in ISR, reload values of TLO, THO again

SERIAL INTERRUPT PROGRAMS

4) Write a program in which the 8051 gets data from P1 and sends to P2 continuously while incoming data from serial port is sent to P0. Set the baudrate at 9600 (Assume XTAL = 11.0592 MHz)

Soh:

```

ORG 4100H
MAIN: MOV P1, #0FFH ; make P1 an input port
      MOV TMOD, #20H ; Timer1 Mode 2
      MOV TH1, #09-3 OFDH ; 9600 baud rate
      MOV SCON, #50H ; enable serial port
      MOV IE, #90H ; enable serial port interrupt
      SETB TRI
BACK: MOV A, P1
      MOV P2, A
      SJMP BACK

ORG 0023H ; serial ISR
JB TI, here
MOV A, SBUF ; receive data
  
```

MOV PO, A ; send micromodem data to PO

CLR RI

RETI

here: CLR TI

RETI

END