





Scientific and Technical Computing

Hardware and Code Optimization

Lars Koesterke

UT Austin, 9/22/20 &



Our Computer: CPU, Cache, Memory, 'Connection'

CPU

1. Pipelined operation

System designed to get 1 opc

Memory

Data streams


System designed to support 1 wpc (for one row)

Caches

- 1. Managed by run-time
- 2. Cache size (for stencil update)

System designed for 'enough' bandwidth to support 2 rows Size: at least 3×n words

Our computer has been somewhat 'hypothetical' so far We have designed the specs so that we get 'optimal' performance for a stencil update



Concurrency!



1. Pipelined operation

System designed to get 1 opc

Memory

1. Data streams

System designed to support 1 wpc (for one row)


Caches

- 1. Managed by run-time
- 2. Cache size (for stencil update)

System designed for 'enough' bandwidth to support 2 rows

Size: at least 3×n words

Our computer has been somewhat 'hypothetical' so far We have designed the specs so that we get 'optimal' performance for a stencil update



Requirement: Size of the cache = $3 \times n$

n could be any number, any large number

Size of cache in hardware certainly not adjustable Also differences between chip generations



M

m

0

Outline

CPU & Memory, latency, bandwidth, wpc, opc ...

Data streaming, pipelining, caches (part 1)

Caches: software (short)

Caches (working principles)

There are at least 4 'working principles' that we have to cover

TACC

My 'big' plan

Cover many hardware fundamentals as they guide code design

loosely in decreasing order of importance

For each hardware feature:


Add details as necessary to describe a simplified, yet functional 'working model'

Example:

n=500, cache size=300 words

At what iteration 'i' do we (approximately) start to replace data in the cache?

■ 'i' is inner loop



```
do j=1, n do i=1, n y(i,j) = 0.25 * (x(i-1,j) + x(i+1,j) + x(i,j-1) + x(i,j+1)) enddo enddo
```




Example:

n=500, cache size=300 words

At what iteration 'i' do we (approximately) start to replace data in the cache? i~100

So what do we do when we reach 'i=100'

Hint: going further to the right is a 'dead end'



```
do j=1, n
  do i=1, n
    y(i,j) = 0.25 * (x(i-1,j) + x(i+1,j) + x(i,j-1) + x(i,j+1))
  enddo
enddo
```



Example:


n=500, cache size=300 words

At what iteration 'i' do we (approximately) start to replace data in the cache? i~100

What do we do when we reach 'i=100'

- Hint: going further to the right is a 'dead end'
- So we go one row down
- The green area first, then the orange area

How do we do this in code?



```
do j=1, n
  do i=1, n
    y(i,j) = 0.25 * (x(i-1,j) + x(i+1,j) + x(i,j-1) + x(i,j+1))
  enddo
enddo
```




Example:

n=500, cache size=300 words

So how do we do this in code?

- What is the width of a strip?
- How many strips?
- How many loops in the code?



```
do j=1, n
  do i=1, n
    y(i,j) = 0.25 * (x(i-1,j) + x(i+1,j) + x(i,j-1) + x(i,j+1))
  enddo
enddo
```




Example:

n=500, cache size=300 words

So how do we do this in code?

- What is the width of a strip? 100
- How many strips?
- How many loops in the code? 3 (up from 2)




```
n = 500; ns = 100
do iout=1, ...
  do j=1, n
    is = ...
  ie = ...
    do i=is, ie
        y(i,j) = 0.25 * (x(i-1,j) + x(i+1,j) + x(i,j-1) + x(i,j+1))
    enddo
enddo
enddo
enddo
```

Example:

n=500, cache size=300 words

So how do we do this in code?

- What is the width of a strip? 100
- How many strips?
- How many loops in the code? 3 (up from 2)






Example:

n=500, cache size=300 words

So how do we do this in code?

- What is the width of a strip? 100
- How many strips? 5
- How many loops in the code? 3 (up from 2)

```
n = 500; ns = 100
do iout=1, ...
  do j=1, n
    is = ...
    ie = ...
    do i=is, ie
        y(i,j) = 0.25 *
    enddo
enddo
enddo
```



We go left to right fast (**x**-direction)
We go slowly in **y**-direction
Hence left to right is the inner loop. Loop index is 'i'

The 'fast' loop, i.e. the inner loop 'exceeds' to size of the cache We split up the inner loop in 2 loops. Indexes 'i' and 'iout' The loop 'j' that re-uses the data of the inner loop is in the middle



Re-use data before it is evicted

Breaking a loop into 2 (or more) parts

(There can be cache blocking for multiple loops)

Note:

In our example we have been overly optimistic
Width of the strip stretched to the max
Real application: other data is also stored in cache
(there are also other processes)

Let's fill in the blanks

```
n = 500; ns = 100
do iout=1, ...
  do j=1, n
    is = ...
  ie = ...
    do i=is, ie
        y(i,j) = 0.25 * (x(i-1,j) + x(i+1,j) + x(i,j-1) + x(i,j+1))
    enddo
enddo
enddo
```

Re-use data before it is evicted

Breaking a loop into 2 (or more) parts

There can be cache blocking for multiple loops

Note:

In our example we have been overly optimistic
Width of the strip stretched to the max
Real application: other data is also stored in cache
(there are also other processes)

Be aware that for arbitrary pairs (n,ns) the code will be more complicated

Consider:

N=495; ns=100

TACC

```
n = 495; ns = 100
do iout=1, ...
do j=1, n
   is = ...
   ie = ...
   do i=is, ie
        y(i,j) = 0.25 * (x(i-1,j) + x(i+1,j) + x(i,j-1) + x(i,j+1))
   enddo
enddo
enddo
```

Re-use data before it is evicted

Breaking a loop into 2 (or more) parts

There can be cache blocking for multiple loops

1. Be aware that for arbitrary pairs (n,ns) the code will be more complicated

2. Cache size=300 → ns=100 ns is way(!) too large (by 2×) Why?

Note:

In our example we have been overly optimistic
Width of the strip stretched to the max
Real application: other data is also stored in cache
(there are also other processes)

In our example, why should the width of the strip (ns) be smaller than 50?

```
n = 500; ns = 100
do iout=1, ...
do j=1, n
   is = ...
   ie = ...
   do i=is, ie
        y(i,j) = 0.25 * (x(i-1,j) + x(i+1,j) + x(i,j-1) + x(i,j+1))
   enddo
enddo
enddo
```



Re-use data before it is evicted

Breaking a loop into 2 (or more) parts

There can be cache blocking for multiple loops

1. Be aware that for arbitrary pairs (n,ns) the code will be more complicated

2. Cache size=300 → ns=100 ns is way(!) too large (by 2×) Why?

Note:

In our example we have been overly optimistic
Width of the strip stretched to the max
Real application: other data is also stored in cache
(there are also other processes)

In our example, why should the width of the strip (ns) be smaller than 50?

Usually numerical tests (trials) are used to determine a suitable size for the cache blocking

Tests are repeated, if:

- Architecture changes (different machine)
- Implementation changes (more/less data in loop kernel)

```
n = 500; ns = 100
do iout=1, ...
do j=1, n
   is = ...
   ie = ...
   do i=is, ie
        y(i,j) = 0.25 * (x(i-1,j) + x(i+1,j) + x(i,j-1) + x(i,j+1))
   enddo
enddo
enddo
```

Re-use data before it is evicted

Breaking a loop into 2 (or more) parts

There can be cache blocking for multiple loops

2. Cache size=300 → ns=100 ns is way(!) too large (by 2×) Why?

Everything moving between memory and CPU is cached:

Not just 'x' but also 'y'

Note:

In our example we have been overly optimistic
Width of the strip stretched to the max
Real application: other data is also stored in cache
(there are also other processes)

In our example, why should the width of the strip (ns) be smaller than 50?

```
n = 500; ns = 50
do iout=1, ...
  do j=1, n
    is = ...
    ie = ...
    do i=is, ie
        y(i,j) = 0.25 * (x(i-1,j) + x(i+1,j) + x(i,j-1) + x(i,j+1))
    enddo
enddo
enddo
```



Limitations

Conflicting goals

- Purpose of cache: fast --- low latency/high bandwidth
- Organization of cache: FIFO (First In First Out) or LRU

Match or no-match?

How do we find a match?

How do we find an element to evict?

- 4 6 12 11
- 5 | 1 | 14 | 10
- 9 8 2 3
- 7 | 15 | 13 | 16

Problems to tackle

- 1. Speed
- 2. FIFO
- 3. Storage efficiency

For illustration purposes
Cache is drawn as a 2d 'array'
You can imagine that the cache is
organized as a 1d array

Basic principle

The cache is small, therefore it can hold data only for a (very) limited time (time in cycles)

How long (# of cycles) and how often data is re-used depends on the code (implementation of the algorithm)

Limitations

Conflicting goals

- Purpose of cache: fast --- low latency/high bandwidth
- Organization of cache: FIFO (First In First Out) or LRU

Match or no-match?

How do we find a match?

How do we find an element to evict?

- 4 6 12 11
- 5 | 1 | 14 | 10
- 9 8 2 3
- 7 | 15 | 13 | 16

Keep in this in mind when thinking about how a cache works:

- The cache stores were the data came from, i.e. the original address
- The cache stores the actual value

These numbers are the addresses, not the actual data Assume that in this example we encounter the addresses consecutive and in order.

So address '1', and its content, was stored first, i.e. is the oldest

Address '2', and its content', is the second oldest Address '16' was stored last

Problems to tackle

- 1. Speed
- 2. FIFO
- 3. Storage efficiency

Basic principle

The cache is small, therefore it can hold data only for a (very) limited time (time in cycles) How long (# of cycles) and how often data is re-used depends on the code (implementation of the algorithm)

Limitations

Conflicting goals

- Purpose of cache: fast --- low latency/high bandwidth
- Organization of cache: FIFO (First In First Out) or LRU

Match or no-match?

How do we find a match?

How do we find the element to evict?

- 4 6 12 11
- 5 | 1 | 14 | 10
- 9 8 2 3
- 7 | 15 | 13 | 16

Problems to tackle

- 1. Speed
- 2. FIFO
- 3. Storage efficiency

For illustration purposes
Cache is drawn as a 2d 'array'
You can imagine that the cache is
organized as a (long) 1d array

Example:

Loading element #3: This element is stored in the cache. How do we find element #3

Loading element #17: This is not a match; #17 loaded from memory and will replace oldest element in cache

Limitations: The Cache can be quite large


Conflicting goals

- Purpose of cache: fast --- low latency/high bandwidth
- Organization of cache: FIFO (First In- First Out) or LRU

Note:

For every cell in the cache the original address must be stored

Address = 1 word
Therefore half the cache stores addresses
Half the cache stores data
... and then some ordering is needed



OK, for a cache holding 16 words we may be able to compare all addresses *and* also make FIFO work

Cache size may exceed 1Mw More that a million entries (1Mw = 4 or 8 Mb)

So how can we devise a fast strategy?

Let's tackle 'fast access' first, and the add some FIFO and then storage efficiency



Example: Let's make our cache access fast

Let's make up some address space notation

- Address (main memory) has 6 digits
- Each digit holds a value between 1 and 4
- Example 142314

We encounter addresses in this order
141423
141424
141431
443311
141432
141433
121111
...
How can we map our addresses into the cache address space?

Our cache



Example: Let's make our cache fast

Let's make up some address space notation

- Address has 6 digits
- Each digit holds a value between 1 and 4

We encounter addresses in this order

What if I write it like this

1414 23

1414 24

1414 31

4433 11

1414 32


1414 33

1211 11

...

How can we **map** our addresses into the cache address space?

Our cache









Example: Let's make our cache fast

Let's make up some address space notation

- Address has 6 digital
- Each digit holy value between 1 and 4

We enco r addresses in this order

What if with e it like this

1414 23

1414 24

1414 31

4433 11


1414 32

1414 33

1211 11

...

How can we **map** our addresses into the cache address space?



Algorithm

CPU reads address

CPU checks if data is stored in cache

(How many storage locations have to be checked?)

- 1. If yes, read it from there
- 2. If no, read data from memory and store it also in cache



How does this implementation accelerate data access?

Cache with Direct Mapping

Let's make up some address space notation

- Address has 6 digital
- Each digit holy value between 1 and 4

We enco r addresses in this order

What if I worke it like this

1414 23

1414 24

1414 31

4433 11


1414 32

1414 33

1211 11

. . .

How can we map our addresses into the cache address space?



Direct Mapping (many to one)

Every element in main memory can be stored In exactly one cache location

Problems

- No FIFO --- Why?
- 2. Why do some access patterns render caching ineffective?



Cache with Direct Mapping: Problems

Conflicting goals

- Purpose of cache: fast --- low latency/high bandwidth
- Organization of cache: FIFO (First In- First Out) or LRU

Example: array with 16×16 elements Assume row major ordering Loop through the first column

How far are these elements apart in main memory addresses a(1,1), a(1,2), a(1,3)? or a[0,0], a[1,0], a[2,0] for column major ordering?





Cache with Direct Mapping: Problems

Conflicting goals

- Purpose of cache: fast --- low latency/high bandwidth
- Organization of cache: FIFO (First In- First Out) or LSR

Example: array with 16×16 elements

Assume row major ordering

Loop through the first column

How far are these elements apart in main memory addresses

a(1,1), a(1,2), a(1,3)?

Answer: The distance is 16

Example addresses are:

4422 22

4423 22

So where are these elements mapped in the cache?

4424 22

4 6 12 11

5 | 1 | 14 | 10

9 | (8) (2) (3

7 | 15 | 13 | 16

Cache with Direct Mapping: Problems

Conflicting goals

- Purpose of cache: fast --- low latency/high bandwidth
- Organization of cache: FIFO (First In- First Out) or LSR

Example: array with 16×16 elements

Assume row major ordering

Loop through the first column

How far are these elements apart in main memory addresses

a(1,1), a(1,2), a(1,3)?

Answer: The distance is 16

Example addresses are:

4422 22

4423 22

4424 22

So were are these elements mapped in the cache? All to the same element Therefore our cache has a reduced effective size (In our case just one element)







Cache Associativity

Let's make up some address space notation

- Address has 6 digits
- Each digit holds alue between 1 and 4

We encou What if I it like this 1414 23 1414 24 1414 31 4433 11 1414 32 1414 33 1211 23 4433 23

Example: Cache with 4-way associativity



An element of data may be cached in 1 of 4 locations FIFO: replace the 'oldest' data element (out of the 4)

Advantages of Caches with Associativity

- 1. Ineffective mapping alleviated (somewhat)
- 2. Compare addresses only for few (4) locations
- 3. Eviction policy FIFO or LRU schedule
- 4. Keep 'age' for few (4) entries (In principle, 'random' eviction could work, too)



Cache: So far

What we have addressed so far

Why caches?

Cache blocking

Address mapping

Associativity

fully associative, set-associative, direct mapping

Remaining problem

For each 'cell' in the cache we store the

- data (that's what we are interested in)
- where the data came from (i.e. the address in main memory)

50% is useful (to us)

50% is book keeping

We can do better! But how?

Requirements

Know what is stored (full address)
Know how 'old' the data is (within associativity)

Finding data

Compare address with address in cache Two possibilities

- Match: load data from cache
- 2. No match: Load form memory, evict oldest data, store new data in place