

Imperas Peripheral Model Guide

Model Specific Information for ovpworld.org / VirtioNetMMIO

Imperas Software Limited

Imperas Buildings, North Weston Thame, Oxfordshire, OX9 2HA, U.K. docs@imperas.com.



Author	Imperas Software Limited
Version	20210408.0
Filename	OVP_Peripheral_Specific_Information_VirtioNetMMIO.pdf
Created	05 May 2021
Status	OVP Standard Release

Copyright Notice

Copyright 2021 Imperas Software Limited. All rights reserved. This software and documentation contain information that is the property of Imperas Software Limited. The software and documentation are furnished under a license agreement and may be used or copied only in accordance with the terms of the license agreement. No part of the software and documentation may be reproduced, transmitted, or translated, in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without prior written permission of Imperas Software Limited, or as expressly provided by the license agreement.

Right to Copy Documentation

The license agreement with Imperas permits licensee to make copies of the documentation for its internal use only. Each copy shall include all copyrights, trademarks, service marks, and proprietary rights notices, if any.

Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the readers responsibility to determine the applicable regulations and to comply with them.

Disclaimer

IMPERAS SOFTWARE LIMITED, AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Model Release Status

This model is released as part of OVP releases and is included in OVPworld packages. Please visit OVPworld.org.

Converget (a) 2021 Imperes Software Limited www.imperes.com

Table Of Contents

1.0 Model Specific Information	4
1.1 Description	4
1.2 Limitations	4
1.3 Licensing	4
1.4 Reference	4
1.5 Location	4
2.0 Peripheral Instance Parameters	4
3.0 Net Ports	4
4.0 Bus Master Ports	5
4.1 Bus Master Port: dma	5
5.0 Bus Slave Ports	5
5.1 Bus Slave Port: bport1	5
6.0 Packetnet Ports	6
6.1 Packetnet Port: phy	6
7.0 Platforms that use this peripheral component	6
8.0 Peripheral components in the library	7
9.0 General Information on Peripheral Models	9
9.1 Background	9
10.0 Building peripherals easily with Imperas iGen	9
11.0 Peripheral model internals	9
12.0 Parts of peripheral models	10
12.1 Configuring the Peripheral Instance with Parameters	10
12.2 Net Ports	10
12.3 Bus master ports	10
12.4 Bus slave ports	10
12.5 Packetnets	10
13.0 More information (documentation) on peripheral models and modeling	10

1.0 Model Specific Information

This document provides usage information for an Imperas OVP peripheral behavioral model.

The document is split into sections providing specific information for this peripheral, including any ports for connecting into a platform, registers, other component parts, and configuration options and general information for peripheral modeling with Imperas OVP.

1.1 Description

VIRTIO version 1 mmio block device This model implements a VIRTIO MMIO net device as described in: http://docs.oasis-open.org/virtio/v1.0/virtio-v1.0.pdf.

1.2 Limitations

Only supports the Legacy (Device Version 1) interface. Only little endian guests are supported.

1.3 Licensing

Open Source Apache 2.0

1.4 Reference

http://docs.oasis-open.org/virtio/virtio/v1.0/virtio-v1.0.pdf

1.5 Location

The VirtioNetMMIO peripheral model is located in an Imperas/OVP installation at the VLNV: ovpworld.org / peripheral / VirtioNetMMIO / 1.0.

2.0 Peripheral Instance Parameters

This model accepts the following parameters:

Table 1. Peripheral Parameters

Name	Туре	Description
record	string	Record external events into this file
replay	string	Replay external events from this file
tapDevice	string	The name of the TAP device
redir	string	User mode redirection of host port to virtual port (using SLiRP), command format <pre><pre>cprotocol>:<host< pre=""> <pre>port>:<ip address="">:<virtual port=""></virtual></ip></pre></host<></pre></pre>
tftpPrefix	string	Path to the root of the tftp directory. To use tftp, fetch from the host (gw) IP address.
macaddress	uns64	The MAC address (hex number)
macprefix	uns32	The first two bytes of MAC addresses (hex number) on the VLAN
network	string	The (v4) IP address of the local network device.
logfile	string	The file to which Ethernet frames should be logged. Uses pcap file format, viewable by Wireshark and other programs. Do not use if this device is connected to a packetnet

3.0 Net Ports

This model has the following net ports:

Table 2. Net Ports

Name	Туре	Must Be Connected	Description
Interrupt	output	F (False)	

4.0 Bus Master Ports

This model has the following bus master ports:

4.1 Bus Master Port: dma

Table 3. dma

Name	Address Width (bits)	Description
dma	40	

5.0 Bus Slave Ports

This model has the following bus slave ports:

5.1 Bus Slave Port: bport1

Table 4. Bus Slave Port: bport1

Name	Size (bytes)	Must Be Connected	Description
bport1	0x200	F (False)	

Table 5. Bus Slave Port: bport1 Registers:

Name	Offset	Width (bits)	Description	R/W	is Volatile
ab_MagicValue	0x0	32	Magic value ('virt' string)		
ab_Version	0x4	32	Device Version number		
ab_DeviceID	0x8	32	Block Subsystem Device ID		
ab_VendorID	0xc	32	Subsystem Vendor ID ('OVP' string)		
ab_HostFeatures	0x10	32	Host features flags		
ab_HostFSel	0x14	32	Host features select		
ab_GuestFeatures	0x20	32	Guest features flags		
ab_GuestFSel	0x24	32	Guest features select		
ab_GuestPageSz	0x28	32	Guest page size		
ab_QueueSel	0x30	32	Virtual queue index		
ab_QueueNumMax	0x34	32	Maximum virtual queue size		
ab_QueueNum	0x38	32	Virtual queue size		
ab_QueueAlign	0x3c	32	Virtual queue align		
ab_QueuePFN	0x40	32	Virtual queue PFN		
ab_QueueNotify	0x50	32	Virtual queue notify		
ab_IntStatus	0x60	32	Interrupt status		
ab_IntAck	0x64	32	Interrupt acknowlege		

Copyright (c) 2021 Imperas Software Limited OVP License. Release 20210408.0

Peripheral Model Documentation for ovpworld.org / VirtioNetMMIO

1 04 4	0.70	20	D	
ab_Status	0x /0	32	Device status	

6.0 Packetnet Ports

This model has the following packetnet ports:

6.1 Packetnet Port: phy

Table 6. phy

Name	Maximum Packet Size (bytes)	Must Be Connected	Description
phy	1524	F (False)	The port to connect the packetnet
			virtual network

7.0 Platforms that use this peripheral component

Peripheral components can be used in many different platforms, including those developed by Imperas or by other users of OVP. You can use this peripheral in your own platforms.

Table 7. Publicly available platforms using peripheral 'VirtioNetMMIO'

Platform Name	Vendor
virtio	riscv.ovpworld.org

8.0 Peripheral components in the library

Peripheral enesas.ovpworld.org/adc enesas.ovpworld.org/can	Peripheral renesas.ovpworld.org/bcu
enesas.ovpworld.org/can	
	renesas.ovpworld.org/can
enesas.ovpworld.org/crc	renesas.ovpworld.org/csib
enesas.ovpworld.org/dma	renesas.ovpworld.org/intc
enesas.ovpworld.org/rng	renesas.ovpworld.org/taa
enesas.ovpworld.org/tmt	renesas.ovpworld.org/uartc
iscv.ovpworld.org/CLINT	riscv.ovpworld.org/PLIC
afepower.ovpworld.org/node	safepower.ovpworld.org/NostrumNode
afepower.ovpworld.org/TTELNode	sifive.ovpworld.org/gpio
ifive.ovpworld.org/PRCI	sifive.ovpworld.org/pwm
ifive.ovpworld.org/teststatus	sifive.ovpworld.org/UART
msc.ovpworld.org/LAN91C111	ti.ovpworld.org/tca6416a
i.ovpworld.org/ucd9012a	ti.ovpworld.org/ucd9248
ilinx.ovpworld.org/axi-gpio	xilinx.ovpworld.org/axi-intc
illinx.ovpworld.org/axi-timer	xilinx.ovpworld.org/logicore-fit
ilinx.ovpworld.org/mpmc	xilinx.ovpworld.org/xps-gpio
	xilinx.ovpworld.org/xps-ll-temac
	xilinx.ovpworld.org/xps-timer
	xilinx.ovpworld.org/zynq_7000-ddrc
ilinx.ovpworld.org/zynq_7000-dmac	xilinx.ovpworld.org/zynq_7000-gpio
ilinx.ovpworld.org/zynq_7000-ocm	xilinx.ovpworld.org/zynq_7000-qos301
ilinx.ovpworld.org/zynq_7000-sdio	xilinx.ovpworld.org/zynq_7000-slcr
ilinx.ovpworld.org/zynq_7000-swdt	xilinx.ovpworld.org/zynq_7000-ttc
ilinx.ovpworld.org/zynq_7000-tz_security	xilinx.ovpworld.org/zynq_7000-usb
ltera.ovpworld.org/dw-apb-uart	altera.ovpworld.org/IntervalTimer32Core
ltera.ovpworld.org/JtagUart	altera.ovpworld.org/PerformanceCounterCore
ltera.ovpworld.org/SystemIDCore	altera.ovpworld.org/Uart
ndes.ovpworld.org/ATCUART100	andes.ovpworld.org/NCEPLIC100
rm.ovpworld.org/AaciPL041	arm.ovpworld.org/CompactFlashRegs
rm.ovpworld.org/DebugLedAndDipSwitch	arm.ovpworld.org/DMemCtrlPL341
rm.ovpworld.org/IcpCounterTimer	arm.ovpworld.org/IntICP
rm.ovpworld.org/KbPL050	arm.ovpworld.org/L2CachePL310
rm.ovpworld.org/MmciPL181	arm.ovpworld.org/RtcPL031
	arm.ovpworld.org/SmartLoaderArmLinux
rm.ovpworld.org/SysCtrlSP810	arm.ovpworld.org/TimerSP804
rm.ovpworld.org/UartPL011	arm.ovpworld.org/VexpressSysRegs
	atmel.ovpworld.org/ParallelIOController
tmel.ovpworld.org/SpecialFunction	atmel.ovpworld.org/TimerCounter
tmel.ovpworld.org/WatchdogTimer	cadence.ovpworld.org/gem
irrus.ovpworld.org/GD5446	freescale.ovpworld.org/KinetisADC
reescale.ovpworld.org/KinetisAXBS	freescale.ovpworld.org/KinetisCAN
	freescale.ovpworld.org/KinetisCRC
	freescale.ovpworld.org/KinetisDMA
	enesas.ovpworld.org/tmt scv.ovpworld.org/CLINT afepower.ovpworld.org/node afepower.ovpworld.org/PRCI iffive.ovpworld.org/PRCI iffive.ovpworld.org/LAN91C111 .ovpworld.org/ucd9012a ilinx.ovpworld.org/axi-timer ilinx.ovpworld.org/axi-timer ilinx.ovpworld.org/xps-intc ilinx.ovpworld.org/xps-sysace ilinx.ovpworld.org/xps-sysace ilinx.ovpworld.org/zynq_7000-can ilinx.ovpworld.org/zynq_7000-ocm ilinx.ovpworld.org/zynq_7000-ocm ilinx.ovpworld.org/zynq_7000-swdt ilinx.ovpworld.org/zynq_7000-swdt ilinx.ovpworld.org/zynq_7000-sydt ilinx.ovpworld.org/zynq_7000-tz_security Itera.ovpworld.org/JtagUart Itera.ovpworld.org/SystemIDCore Indes.ovpworld.org/ATCUART100 Itera.ovpworld.org/ATCUART100 Itera.ovpworld.org/AciPL041 Itera.ovpworld.org/CounterTimer Itera.ovpworld.org/SystemIDCote Indes.ovpworld.org/SystemIDCote Indes.ovpworld.org/

freescale.ovpworld.org/KinetisDMAC	freescale.ovpworld.org/KinetisDMAMUX	freescale.ovpworld.org/KinetisENET
freescale.ovpworld.org/KinetisEWM	freescale.ovpworld.org/KinetisFB	freescale.ovpworld.org/KinetisFMC
freescale.ovpworld.org/KinetisFTFE	freescale.ovpworld.org/KinetisFTM	freescale.ovpworld.org/KinetisGPIO
freescale.ovpworld.org/KinetisI2C	freescale.ovpworld.org/KinetisI2S	freescale.ovpworld.org/KinetisLLWU
freescale.ovpworld.org/KinetisLPTMR	freescale.ovpworld.org/KinetisMCG	freescale.ovpworld.org/KinetisMPU
freescale.ovpworld.org/KinetisNFC	freescale.ovpworld.org/KinetisOSC	freescale.ovpworld.org/KinetisPDB
freescale.ovpworld.org/KinetisPIT	freescale.ovpworld.org/KinetisPMC	freescale.ovpworld.org/KinetisPORT
freescale.ovpworld.org/KinetisRCM	freescale.ovpworld.org/KinetisRFSYS	freescale.ovpworld.org/KinetisRFVBAT
freescale.ovpworld.org/KinetisRNG	freescale.ovpworld.org/KinetisRTC	freescale.ovpworld.org/KinetisSDHC
freescale.ovpworld.org/KinetisSIM	freescale.ovpworld.org/KinetisSMC	freescale.ovpworld.org/KinetisSPI
freescale.ovpworld.org/KinetisTSI	freescale.ovpworld.org/KinetisUART	freescale.ovpworld.org/KinetisUSB
freescale.ovpworld.org/KinetisUSBDCD	freescale.ovpworld.org/KinetisUSBHS	freescale.ovpworld.org/KinetisVREF
freescale.ovpworld.org/KinetisWDOG	freescale.ovpworld.org/Uart	freescale.ovpworld.org/VybridADC
freescale.ovpworld.org/VybridANADIG	freescale.ovpworld.org/VybridCCM	freescale.ovpworld.org/VybridDMA
freescale.ovpworld.org/VybridGPIO	freescale.ovpworld.org/VybridI2C	freescale.ovpworld.org/VybridLCD
freescale.ovpworld.org/VybridQUADSPI	freescale.ovpworld.org/VybridSDHC	freescale.ovpworld.org/VybridSPI
freescale.ovpworld.org/VybridUART	freescale.ovpworld.org/VybridUSB	imperas.ovpworld.org/frameBuffer
imperas.ovpworld.org/uart	imperas.ovpworld.org/usecCounter	intel.ovpworld.org/82077AA
intel.ovpworld.org/82371EB	intel.ovpworld.org/8253	intel.ovpworld.org/8259A
intel.ovpworld.org/NorFlash48F4400	intel.ovpworld.org/PciIDE	intel.ovpworld.org/PciPM
intel.ovpworld.org/PciUSB	intel.ovpworld.org/Ps2Control	marvell.ovpworld.org/GT6412x
maxim.ovpworld.org/max673x	microsemi.ovpworld.org/CoreUARTapb	mips.ovpworld.org/16450C
mips.ovpworld.org/MaltaFPGA	mips.ovpworld.org/SmartLoaderLinux	motorola.ovpworld.org/MC146818
national.ovpworld.org/16450	national.ovpworld.org/16550	national.ovpworld.org/16550_4bytes
nxp.ovpworld.org/iMX6_Analog	nxp.ovpworld.org/iMX6_CCM	nxp.ovpworld.org/iMX6_GPC
nxp.ovpworld.org/iMX6_GPIO	nxp.ovpworld.org/iMX6_GPT	nxp.ovpworld.org/iMX6_MMDC
nxp.ovpworld.org/iMX6_SDHC	nxp.ovpworld.org/iMX6_SRC	nxp.ovpworld.org/iMX6_UART
nxp.ovpworld.org/iMX6_WDOG	ovpworld.org/Alpha2x16Display	ovpworld.org/DynamicBridge
ovpworld.org/FlashDevice	ovpworld.org/ledRegister	ovpworld.org/SerInt
ovpworld.org/SimpleDma	ovpworld.org/switchRegister	ovpworld.org/temperatureSensor
ovpworld.org/trap	ovpworld.org/trap4K	ovpworld.org/vEthernet_Bridge
ovpworld.org/VirtioBlkMMIO	ovpworld.org/VirtioNetMMIO	

9.0 General Information on Peripheral Models

This document provides usage information for an Imperas OVP peripheral behavioral model.

The document is split into sections providing specific information for this peripheral, including any ports for connecting into a platform, registers etc. and configuration options and general information for peripheral modeling with Imperas OVP.

9.1 Background

Imperas OVP simulation technology enables very high performance simulation, debug and analysis of platforms containing multiple processors and peripheral models. The technology is designed to be extensible: you can create new models of processors, peripherals and other platform components using interfaces and libraries defined by OVP.

The peripheral models created using the OVP APIs run on the Peripheral Simulation Engine (PSE).

The model is typically written in C and compiled into an executable for the PSE processor architecture. The model is compiled for speed of execution and to protect IP. It is dynamically loaded by the simulator at run time.

10.0 Building peripherals easily with Imperas iGen

To aid with model creation, Imperas products include iGen, a model generation tool. iGen takes the laborious and error-prone task of constructing the various hardware model and software element files required for a typical model, and automates this process. iGen creates the needed C files. iGen also creates the C++ SystemC TLM2 interface files needed to run peripheral models in SystemC simulations.

iGen takes as input a simple script specification that includes device internals such as registers and memories, port information, component descriptors, and other elements. iGen then builds the C code model files and user editable templates. These include model frameworks with registers, function calls, memory map, and other items. It ensures that all component parts of the model are well-structured using best practices, and are consistent throughout the files, thus eliminating a common source of errors.

More information on iGen can be found: imperas.com/products.

11.0 Peripheral model internals

Each instance of a peripheral model runs on its own virtual machine with an address space large enough for the model. This processor (the PSE) and its memory are separate from any processors, memories and buses in the platform being simulated; they exist only to execute the code of the peripheral model.

Interception of functions defined in the peripheral model allows the use of features of the host system in the

implementation of the behavior of a peripheral. As an example, a real platform might contain a video display device. When simulating this system, it is generally more convenient not to simulate the complete video display device but to use a video package available on the host machine, such as SDL, and to use this to render to the host display. Also models of uarts, ethernet devices and USB components can make use of the host PC resources during simulation, to allow, for example, a simulation to browse the real internet, or the simulation to connect to a real USB device.

12.0 Parts of peripheral models

12.1 Configuring the Peripheral Instance with Parameters

A peripheral can include the behaviour of several configurations. These are controlled when the peripheral is instanced in the platform by setting parameters defined on the peripheral.

12.2 Net Ports

Peripherals may be connected to other peripherals or processors with signal wires (nets). These can be used to act as interrupt signals or used to control behavior between peripherals.

The wires are created in the platform as nets and this net is connected into the peripheral using a net port.

12.3 Bus master ports

A bus master port initiates (and controls the address of) a bus cycle. Bus cycles are generated by behavioral code within the peripheral model.

12.4 Bus slave ports

A peripheral can be defined as having several bus slave ports. The bus slave ports can be split into several address blocks. Each address block be either local memory or memory mapped registers. Both of these can have associated callback functions. A memory mapped register can also be defined as specific read/write access, whether it is volatile, and also whether it is associated with a reset pin and mask. A memory mapped register can also have specific bit fields defined.

12.5 Packetnets

A peripheral can be defined as being connected to packetnet ports. A packetnet is used to model packet based communication such as Ethernet, CAN bus or GSM. A packetnet is created in a platform, then connected to packetnet ports on model instances. A packetnet can have many connections, each able to send or receive packets. A packetnet is used as an efficient method of communication within OVP models.

For more information on modeling with packetnets, please see the peripheral modeling documentation: OVP_Peripheral_Modeling_Guide.pdf, OVPsim_and_CpuManager_User_Guide.pdf and the example: \$IMPERAS_HOME/Examples/Models/Peripherals/packetnet.

13.0 More information (documentation) on peripheral models and modeling

More information on modeling and APIs can be found at: OVPworld.org/technology_apis.

Specifics on modeling peripherals can be found: OVP_Note: OVP Overline.com/OVP Over					