

OVP Guide to Using Processor Models

Model specific information for RISC-V_RV64GCH

Imperas Software Limited Imperas Buildings, North Weston Thame, Oxfordshire, OX9 2HA, U.K. docs@imperas.com



Author	Imperas Software Limited
Version	20210408.0
Filename	OVP_Model_Specific_Information_riscv_RV64GCH.pdf
Created	5 May 2021
Status	OVP Standard Release

Copyright Notice

Copyright (c) 2021 Imperas Software Limited. All rights reserved. This software and documentation contain information that is the property of Imperas Software Limited. The software and documentation are furnished under a license agreement and may be used or copied only in accordance with the terms of the license agreement. No part of the software and documentation may be reproduced, transmitted, or translated, in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without prior written permission of Imperas Software Limited, or as expressly provided by the license agreement.

Right to Copy Documentation

The license agreement with Imperas permits licensee to make copies of the documentation for its internal use only. Each copy shall include all copyrights, trademarks, service marks, and proprietary rights notices, if any.

Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the readers responsibility to determine the applicable regulations and to comply with them.

Disclaimer

IMPERAS SOFTWARE LIMITED, AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Model Release Status

This model is released as part of OVP releases and is included in OVPworld packages. Please visit OVPworld.org.

Contents

1	Ove	rview 1
	1.1	Description
	1.2	Licensing
	1.3	Extensions
		1.3.1 Extensions Enabled by Default
		1.3.2 Available Extensions Not Enabled by Default
	1.4	General Features
	1.5	Floating Point Features
	1.6	Hypervisor Extension
		1.6.1 Hypervisor Extension Parameters
	1.7	CLIC 5
	1.8	Load-Reserved/Store-Conditional Locking
	1.9	Active Atomic Operation Indication
	1.10	Interrupts
		Debug Mode
		1.11.1 Debug State Entry
		1.11.2 Debug State Exit
		1.11.3 Debug Registers
		1.11.4 Debug Mode Execution
		1.11.5 Debug Single Step
		1.11.6 Debug Ports
	1.12	Trigger Module
		1.12.1 Trigger Module Restrictions
		1.12.2 Trigger Module Parameters
	1.13	Debug Mask
	1.14	Integration Support
		1.14.1 CSR Register External Implementation
		1.14.2 LR/SC Active Address
	1.15	Limitations
		Verification
	1.17	References
2	Con	figuration 13
	2.1	Location
	2.2	GDB Path
	2.3	Semi-Host Library
	2.4	Processor Endian ness

	2.5 2.6	-	amLeap Support	13 13
3	All	Variant	ts in this model	14
4	Bus	Maste	r Ports	15
5	Bus	Slave 1	Ports	16
6	Net	Ports		17
7	FIF	O Ports	${f s}$	18
8	Fori	mal Par	rameters	19
	8.1	8.1.1 8.1.2 8.1.3 8.1.4 8.1.5 8.1.6	Parameter user_version Parameter priv_version Parameter hypervisor_version Parameter debug_version Parameter mstatus_fs_mode Parameter debug_mode Parameter Zfinx_version	21 21 22 22 22 22 22 22
9	Exe	cution :	Modes	23
10	Exc	${f eptions}$		24
11			of the model : Hart	26 26
12		Level 1 12.1.1 12.1.2 12.1.3 12.1.4	mmands : Hart dumpTLB . 12.1.1.1 Argument description dumpVS1TLB . 12.1.2.1 Argument description dumpVS2TLB . 12.1.3.1 Argument description isync itrace	27 27 27 27 27 27 27 27 27 27
13	_		: Hart	29 29
		13.1.2 13.1.3 13.1.4 13.1.5 13.1.6	Core	29 30 30 31 31 32 35

Overview

This document provides the details of an OVP Fast Processor Model variant.

OVP Fast Processor Models are written in C and provide a C API for use in C based platforms. The models also provide a native interface for use in SystemC TLM2 platforms.

The models are written using the OVP VMI API that provides a Virtual Machine Interface that defines the behavior of the processor. The VMI API makes a clear line between model and simulator allowing very good optimization and world class high speed performance. Most models are provided as a binary shared object and also as source. This allows the download and use of the model binary or the use of the source to explore and modify the model.

The models are run through an extensive QA and regression testing process and most model families are validated using technology provided by the processor IP owners. There is a companion document (OVP Guide to Using Processor Models) which explains the general concepts of OVP Fast Processor Models and their use. It is downloadable from the OVPworld website documentation pages.

1.1 Description

RISC-V RV64GCH 64-bit processor model

1.2 Licensing

This Model is released under the Open Source Apache 2.0

1.3 Extensions

1.3.1 Extensions Enabled by Default

The model has the following architectural extensions enabled, and the following bits in the misa CSR Extensions field will be set upon reset:

```
misa bit 0: extension A (atomic instructions)
```

misa bit 2: extension C (compressed instructions)

misa bit 3: extension D (double-precision floating point)

misa bit 5: extension F (single-precision floating point)

misa bit 7: extension H (hypervisor)

misa bit 8: RV32I/RV64I/RV128I base integer instruction set

misa bit 12: extension M (integer multiply/divide instructions)

misa bit 18: extension S (Supervisor mode)

misa bit 20: extension U (User mode)

To specify features that can be dynamically enabled or disabled by writes to the misa register in addition to those listed above, use parameter "add_Extensions_mask". This is a string parameter containing the feature letters to add; for example, value "DV" indicates that double-precision floating point and the Vector Extension can be enabled or disabled by writes to the misa register, if supported on this variant.

Legacy parameter "misa_Extensions_mask" can also be used. This Uns32-valued parameter specifies all writable bits in the misa Extensions field, replacing any permitted bits defined in the base variant.

Note that any features that are indicated as present in the misa mask but absent in the misa will be ignored. See the next section.

1.3.2 Available Extensions Not Enabled by Default

The following extensions are supported by the model, but not enabled by default in this variant:

```
misa bit 1: extension B (bit manipulation extension)
```

misa bit 4: RV32E base integer instruction set (embedded)

misa bit 10: extension K (cryptographic)

misa bit 13: extension N (user-level interrupts)

misa bit 21: extension V (vector extension)

misa bit 23: extension X (non-standard extensions present)

To add features from this list to the base variant, use parameter "add_Extensions". This is a string parameter containing the feature letters to add; for example, value "DV" indicates that double-precision floating point and the Vector Extension should be enabled, if they are currently absent

and are available on this variant.

Legacy parameter "misa_Extensions" can also be used. This Uns32-valued parameter specifies the reset value for the misa CSR Extensions field, replacing any permitted bits defined in the base variant.

1.4 General Features

On this variant, the Machine trap-vector base-address register (mtvec) is writable. It can instead be configured as read-only using parameter "mtvec_is_ro".

Values written to "mtvec" are masked using the value 0xfffffffffffff. A different mask of writable bits may be specified using parameter "mtvec_mask" if required. In addition, when Vectored interrupt mode is enabled, parameter "tvec_align" may be used to specify additional hardware-enforced base address alignment. In this variant, "tvec_align" defaults to 0, implying no alignment constraint.

The initial value of "mtvec" is 0x0. A different value may be specified using parameter "mtvec" if required.

Values written to "stvec" are masked using the value 0xfffffffffffff. A different mask of writable bits may be specified using parameter "stvec_mask" if required. parameter "tvec_align" may be used to specify additional hardware-enforced base address alignment in the same manner as for the "mtvec" register, described above.

On reset, the model will restart at address 0x0. A different reset address may be specified using parameter "reset_address" or applied using optional input port "reset_addr" if required.

On an NMI, the model will restart at address 0x0. A different NMI address may be specified using parameter "nmi_address" or applied using optional input port "nmi_addr" if required.

WFI will halt the processor until an interrupt occurs. It can instead be configured as a NOP using parameter "wfi_is_nop". WFI timeout wait is implemented with a time limit of 0 (i.e. WFI causes an Illegal Instruction trap in Supervisor mode when mstatus.TW=1).

The "cycle" CSR is implemented in this variant. Set parameter "cycle_undefined" to True to instead specify that "cycle" is unimplemented and reads of it should trap to Machine mode.

The "time" CSR is implemented in this variant. Set parameter "time_undefined" to True to instead specify that "time" is unimplemented and reads of it should trap to Machine mode. Usually, the value of the "time" CSR should be provided by the platform - see notes below about the artifact "CSR" bus for information about how this is done.

The "instret" CSR is implemented in this variant. Set parameter "instret_undefined" to True to instead specify that "instret" is unimplemented and reads of it should trap to Machine mode.

A 16-bit ASID is implemented. Use parameter "ASID_bits" to specify a different implemented ASID size if required.

This variant supports address translation modes 0, 8 and 9. Use parameter "Sv_modes" to specify a bit mask of different modes if required.

TLB behavior is controlled by parameter "ASIDCacheSize". If this parameter is 0, then an un-

limited number of TLB entries will be maintained concurrently. If this parameter is non-zero, then only TLB entries for up to "ASIDCacheSize" different ASIDs will be maintained concurrently initially; as new ASIDs are used, TLB entries for less-recently used ASIDs are deleted, which improves model performance in some cases. If the model detects that the TLB entry cache is too small (entry ejections are very frequent), it will increase the cache size automatically. In this variant, "ASIDCacheSize" is 8

Unaligned memory accesses are not supported by this variant. Set parameter "unaligned" to "T" to enable such accesses.

Unaligned memory accesses are not supported for AMO instructions by this variant. Set parameter "unalignedAMO" to "T" to enable such accesses.

16 PMP entries are implemented by this variant. Use parameter "PMP_registers" to specify a different number of PMP entries; set the parameter to 0 to disable the PMP unit. The PMP grain size (G) is 0, meaning that PMP regions as small as 4 bytes are implemented. Use parameter "PMP_grain" to specify a different grain size if required. Unaligned PMP accesses are not decomposed into separate aligned accesses; use parameter "PMP_decompose" to modify this behavior if required.

LR/SC instructions are implemented with a 1-byte reservation granule. A different granule size may be specified using parameter "lr_sc_grain".

1.5 Floating Point Features

The D extension is enabled in this variant independently of the F extension. Set parameter "d_requires_f" to "T" to specify that the D extension requires the F extension to be enabled.

Half precision floating point is not implemented. Use parameter "Zfh" to enable this if required.

By default, the processor starts with floating-point instructions disabled (mstatus.FS=0). Use parameter "mstatus_FS" to force mstatus.FS to a non-zero value for floating-point to be enabled from the start.

The specification is imprecise regarding the conditions under which mstatus.FS is set to Dirty state (3). Parameter "mstatus_fs_mode" can be used to specify the required behavior in this model, as described below.

If "mstatus_fs_mode" is set to "always_dirty" then the model implements a simplified floating point status view in which mstatus.FS holds values 0 (Off) and 3 (Dirty) only; any write of values 1 (Initial) or 2 (Clean) from privileged code behave as if value 3 was written.

If "mstatus_fs_mode" is set to "write_1" then mstatus.FS will be set to 3 (Dirty) by any explicit write to the fflags, frm or fcsr control registers, or by any executed instruction that writes an FPR, or by any executed floating point compare or conversion to integer/unsigned that signals a floating point exception. Floating point compare or conversion to integer/unsigned instructions that do not signal an exception will not set mstatus.FS.

If "mstatus_fs_mode" is set to "write_any" then mstatus.FS will be set to 3 (Dirty) by any explicit write to the fflags, frm or fcsr control registers, or by any executed instruction that writes an FPR, or by any executed floating point compare or conversion even if those instructions do not signal a

floating point exception.

In this variant, "mstatus_fs_mode" is set to "write_1".

1.6 Hypervisor Extension

This variant implements the RISC-V hypervisor extension with version specified in the References section of this document.

1.6.1 Hypervisor Extension Parameters

A 16-bit VS-mode ASID is implemented. Use parameter "ASID_bits" to specify a different implemented VS-mode ASID size if required. Note that this parameter also defines HS-mode ASID size.

A 14-bit VMID is implemented. Use parameter "VMID_bits" to specify a different implemented VMID size if required.

Parameter "GEILEN" is used to specify the number of guest external interrupts. By default, "GEILEN" is set to 0 in this variant.

Parameter "xtinst_basic" is used to specify whether transformed instructions reported in mtin-st/htinst are fully supported (if False) or whether only basic pseudo-instructions are reported (if True). If only basic instructions are reported, the writable bits in mtinst/htinst are restricted so that only bits 5 and 13 are writable (for RV32) or bits 5, 12 and 13 are writable (for RV64). By default, "xtinst_basic" is set to False in this variant.

1.7 CLIC

The model can be configured to implement a Core Local Interrupt Controller (CLIC) using parameter "CLICLEVELS"; when non-zero, the CLIC is present with the specified number of interrupt levels (2-256), as described in the RISC-V Core-Local Interrupt Controller specification, and further parameters are made available to configure other aspects of the CLIC. "CLICLEVELS" is zero in this variant, indicating that a CLIC is not implemented.

1.8 Load-Reserved/Store-Conditional Locking

By default, LR/SC locking is implemented automatically by the model and simulator, with a reservation granule defined by the "lr_sc_grain" parameter. It is also possible to implement locking externally to the model in a platform component, using the "LR_address", "SC_address" and "SC_valid" net ports, as described below.

The "LR_address" output net port is written by the model with the address used by a load-reserved instruction as it executes. This port should be connected as an input to the external lock

management component, which should record the address, and also that an LR/SC transaction is active.

The "SC_address" output net port is written by the model with the address used by a store-conditional instruction as it executes. This should be connected as an input to the external lock management component, which should compare the address with the previously-recorded load-reserved address, and determine from this (and other implementation-specific constraints) whether the store should succeed. It should then immediately write the Boolean success/fail code to the "SC_valid" input net port of the model. Finally, it should update state to indicate that an LR/SC transaction is no longer active.

It is also possible to write zero to the "SC₋valid" input net port at any time outside the context of a store-conditional instruction, which will mark any active LR/SC transaction as invalid.

Irrespective of whether LR/SC locking is implemented internally or externally, taking any exception or interrupt or executing exception-return instructions (e.g. MRET) will always mark any active LR/SC transaction as invalid.

1.9 Active Atomic Operation Indication

The "AMO_active" output net port is written by the model with a code indicating any current atomic memory operation while the instruction is active. The written codes are:

0: no atomic instruction active

- 1: AMOMIN active
- 2: AMOMAX active
- 3: AMOMINU active
- 4: AMOMAXU active
- 5: AMOADD active
- 6: AMOXOR active
- 7: AMOOR active
- 8: AMOAND active
- 9: AMOSWAP active
- 10: LR active
- 11: SC active

1.10 Interrupts

The "reset" port is an active-high reset input. The processor is halted when "reset" goes high and resumes execution from the reset address specified using the "reset_address" parameter or "reset_addr" port when the signal goes low. The "mcause" register is cleared to zero.

The "nmi" port is an active-high NMI input. The processor resumes execution from the address specified using the "nmi_address" parameter or "nmi_addr" port when the NMI signal goes high. The "mcause" register is cleared to zero.

All other interrupt ports are active high. For each implemented privileged execution level, there are by default input ports for software interrupt, timer interrupt and external interrupt; for example, for Machine mode, these are called "MSWInterrupt", "MTimerInterrupt" and "MExternalInterrupt", respectively. When the N extension is implemented, ports are also present for User mode. Parameter "unimp_int_mask" allows the default behavior to be changed to exclude certain interrupt ports. The parameter value is a mask in the same format as the "mip" CSR; any interrupt corresponding to a non-zero bit in this mask will be removed from the processor and read as zero in "mip", "mie" and "mideleg" CSRs (and Supervisor and User mode equivalents if implemented).

Parameter "external_int_id" can be used to enable extra interrupt ID input ports on each hart. If the parameter is True then when an external interrupt is applied the value on the ID port is sampled and used to fill the Exception Code field in the "mcause" CSR (or the equivalent CSR for other execution levels). For Machine mode, the extra interrupt ID port is called "MExternalInterruptID".

The "deferint" port is an active-high artifact input that, when written to 1, prevents any pendingand-enabled interrupt being taken (normally, such an interrupt would be taken on the next instruction after it becomes pending-and-enabled). The purpose of this signal is to enable alignment with hardware models in step-and-compare usage.

1.11 Debug Mode

The model can be configured to implement Debug mode using parameter "debug_mode". This implements features described in Chapter 4 of the RISC-V External Debug Support specification with version specified by parameter "debug_version" (see References). Some aspects of this mode are not defined in the specification because they are implementation-specific; the model provides infrastructure to allow implementation of a Debug Module using a custom harness. Features added are described below.

Parameter "debug_mode" can be used to specify three different behaviors, as follows:

- 1. If set to value "vector", then operations that would cause entry to Debug mode result in the processor jumping to the address specified by the "debug_address" parameter. It will execute at this address, in Debug mode, until a "dret" instruction causes return to non-Debug mode. Any exception generated during this execution will cause a jump to the address specified by the "dexc_address" parameter.
- 2. If set to value "interrupt", then operations that would cause entry to Debug mode result in the processor simulation call (e.g. opProcessorSimulate) returning, with a stop reason of OP_SR_INTERRUPT. In this usage scenario, the Debug Module is implemented in the simulation harness.
- 3. If set to value "halt", then operations that would cause entry to Debug mode result in the processor halting. Depending on the simulation environment, this might cause a return from the simulation call with a stop reason of OP_SR_HALT, or debug mode might be implemented by another platform component which then restarts the debugged processor again.

1.11.1 Debug State Entry

The specification does not define how Debug mode is implemented. In this model, Debug mode is enabled by a Boolean pseudo-register, "DM". When "DM" is True, the processor is in Debug mode. When "DM" is False, mode is defined by "mstatus" in the usual way.

Entry to Debug mode can be performed in any of these ways:

- 1. By writing True to register "DM" (e.g. using opProcessorRegWrite) followed by simulation of at least one cycle (e.g. using opProcessorSimulate), dcsr cause will be reported as trigger;
- 2. By writing a 1 then 0 to net "haltreq" (using opNetWrite) followed by simulation of at least one cycle (e.g. using opProcessorSimulate);
- 3. By writing a 1 to net "resethaltreq" (using opNetWrite) while the "reset" signal undergoes a negedge transition, followed by simulation of at least one cycle (e.g. using opProcessorSimulate);
- 4. By executing an "ebreak" instruction when Debug mode entry for the current processor mode is enabled by dcsr.ebreakm, dcsr.ebreaks or dcsr.ebreaku.

In all cases, the processor will save required state in "dpc" and "dcsr" and then perform actions described above, depending in the value of the "debug_mode" parameter.

1.11.2 Debug State Exit

Exit from Debug mode can be performed in any of these ways:

- 1. By writing False to register "DM" (e.g. using opProcessorRegWrite) followed by simulation of at least one cycle (e.g. using opProcessorSimulate);
- 2. By executing an "dret" instruction when Debug mode.

In both cases, the processor will perform the steps described in section 4.6 (Resume) of the Debug specification.

1.11.3 Debug Registers

When Debug mode is enabled, registers "dcsr", "dpc", "dscratch0" and "dscratch1" are implemented as described in the specification. These may be manipulated externally by a Debug Module using opProcessorRegRead or opProcessorRegWrite; for example, the Debug Module could write "dcsr" to enable "ebreak" instruction behavior as described above, or read and write "dpc" to emulate stepping over an "ebreak" instruction prior to resumption from Debug mode.

1.11.4 Debug Mode Execution

The specification allows execution of code fragments in Debug mode. A Debug Module implementation can cause execution in Debug mode by the following steps:

- 1. Write the address of a Program Buffer to the program counter using opProcessorPCSet;
- 2. If "debug_mode" is set to "halt", write 0 to pseudo-register "DMStall" (to leave halted state);

3. If entry to Debug mode was handled by exiting the simulation callback, call opProcessorSimulate or opRootModuleSimulate to resume simulation.

Debug mode will be re-entered in these cases:

- 1. By execution of an "ebreak" instruction; or:
- 2. By execution of an instruction that causes an exception.

In both cases, the processor will either jump to the debug exception address, or return control immediately to the harness, with stopReason of OP_SR_INTERRUPT, or perform a halt, depending on the value of the "debug_mode" parameter.

1.11.5 Debug Single Step

When in Debug mode, the processor or harness can cause a single instruction to be executed on return from that mode by setting dcsr.step. After one non-Debug-mode instruction has been executed, control will be returned to the harness. The processor will remain in single-step mode until dcsr.step is cleared.

1.11.6 Debug Ports

Port "DM" is an output signal that indicates whether the processor is in Debug mode

Port "haltreq" is a rising-edge-triggered signal that triggers entry to Debug mode (see above).

Port "resethaltreq" is a level-sensitive signal that triggers entry to Debug mode after reset (see above).

1.12 Trigger Module

This model is configured with a trigger module, implementing a subset of the behavior described in Chapter 5 of the RISC-V External Debug Support specification with version specified by parameter "debug_version" (see References).

1.12.1 Trigger Module Restrictions

The model currently supports tdata1 of type 0, type 2 (mcontrol), type 3 (icount), type 4 (itrigger), type 5 (etrigger) and type 6 (mcontrol6). icount triggers are implemented for a single instruction only, with count hard-wired to 1 and automatic zeroing of mode bits when the trigger fires.

1.12.2 Trigger Module Parameters

Parameter "trigger_num" is used to specify the number of implemented triggers. In this variant, "trigger_num" is 4.

Parameter "tinfo" is used to specify the value of the read-only "tinfo" register, which indicates the trigger types supported. In this variant, "tinfo" is 0x7d.

Parameter "tinfo_undefined" is used to specify whether the "tinfo" register is undefined, in which case reads of it trap to Machine mode. In this variant, "tinfo_undefined" is 0.

Parameter "tcontrol_undefined" is used to specify whether the "tcontrol" register is undefined, in which case accesses to it trap to Machine mode. In this variant, "tcontrol_undefined" is 0.

Parameter "mcontext_undefined" is used to specify whether the "mcontext" register is undefined, in which case accesses to it trap to Machine mode. In this variant, "mcontext_undefined" is 0.

Parameter "scontext_undefined" is used to specify whether the "scontext" register is undefined, in which case accesses to it trap to Machine mode. In this variant, "scontext_undefined" is 0.

Parameter "mscontext_undefined" is used to specify whether the "mscontext" register is undefined, in which case accesses to it trap to Machine mode. In this variant, "mscontext_undefined" is 0.

Parameter "hcontext_undefined" is used to specify whether the "hcontext" register is undefined, in which case accesses to it trap to Machine mode. In this variant, "hcontext_undefined" is 0.

Parameter "amo_trigger" is used to specify whether load/store triggers are activated for AMO instructions. In this variant, "amo_trigger" is 0.

Parameter "no_hit" is used to specify whether the "hit" bit in tdata1 is unimplemented. In this variant, "no_hit" is 0.

Parameter "no_sselect_2" is used to specify whether the "sselect" field in "textra32"/"textra64" registers is unable to hold value 2 (indicating match by ASID is not allowed). In this variant, "no_sselect_2" is 0.

Parameter "mcontext_bits" is used to specify the number of writable bits in the "mcontext" register. In this variant, "mcontext_bits" is 13.

Parameter "scontext_bits" is used to specify the number of writable bits in the "scontext" register. In this variant, "scontext_bits" is 34.

Parameter "mvalue_bits" is used to specify the number of writable bits in the "mvalue" field in "textra32"/"textra64" registers; if zero, the "mselect" field is tied to zero. In this variant, "mvalue_bits" is 13.

Parameter "svalue_bits" is used to specify the number of writable bits in the "svalue" field in "textra32"/"textra64" registers; if zero, the "sselect" is tied to zero. In this variant, "svalue_bits" is 34.

Parameter "mcontrol_maskmax" is used to specify the value of field "maskmax" in the "mcontrol" register. In this variant, "mcontrol_maskmax" is 63.

1.13 Debug Mask

It is possible to enable model debug messages in various categories. This can be done statically using the "override_debugMask" parameter, or dynamically using the "debugflags" command. Enabled messages are specified using a bitmask value, as follows:

Value 0x002: enable debugging of PMP and virtual memory state;

Value 0x004: enable debugging of interrupt state.

All other bits in the debug bitmask are reserved and must not be set to non-zero values.

1.14 Integration Support

This model implements a number of non-architectural pseudo-registers and other features to facilitate integration.

1.14.1 CSR Register External Implementation

If parameter "enable_CSR_bus" is True, an artifact 16-bit bus "CSR" is enabled. Slave callbacks installed on this bus can be used to implement modified CSR behavior (use opBusSlaveNew or icmMapExternalMemory, depending on the client API). A CSR with index 0xABC is mapped on the bus at address 0xABC0; as a concrete example, implementing CSR "time" (number 0xC01) externally requires installation of callbacks at address 0xC010 on the CSR bus.

1.14.2 LR/SC Active Address

Artifact register "LRSCAddress" shows the active LR/SC lock address. The register holds all-ones if there is no LR/SC operation active or if LR/SC locking is implemented externally as described above.

1.15 Limitations

Instruction pipelines are not modeled in any way. All instructions are assumed to complete immediately. This means that instruction barrier instructions (e.g. fence.i) are treated as NOPs, with the exception of any Illegal Instruction behavior, which is modeled.

Caches and write buffers are not modeled in any way. All loads, fetches and stores complete immediately and in order, and are fully synchronous. Data barrier instructions (e.g. fence) are treated as NOPs, with the exception of any Illegal Instruction behavior, which is modeled.

Real-world timing effects are not modeled: all instructions are assumed to complete in a single cycle.

Hardware Performance Monitor registers are not implemented and hardwired to zero.

The TLB is architecturally-accurate but not device accurate. This means that all TLB maintenance and address translation operations are fully implemented but the cache is larger than in the real device.

1.16 Verification

All instructions have been extensively tested by Imperas, using tests generated specifically for this model and also reference tests from https://github.com/riscv/riscv-tests.

Also reference tests have been used from various sources including:

https://github.com/riscv/riscv-tests

https://github.com/ucb-bar/riscv-torture

The Imperas OVPsim RISC-V models are used in the RISC-V Foundation Compliance Framework as a functional Golden Reference:

https://github.com/riscv/riscv-compliance

where the simulated model is used to provide the reference signatures for compliance testing. The Imperas OVPsim RISC-V models are used as reference in both open source and commercial instruction stream test generators for hardware design verification, for example:

http://valtrix.in/sting from Valtrix

https://github.com/google/riscv-dv from Google

The Imperas OVPsim RISC-V models are also used by commercial and open source RISC-V Core RTL developers as a reference to ensure correct functionality of their IP.

1.17 References

The Model details are based upon the following specifications:

RISC-V Instruction Set Manual, Volume I: User-Level ISA (User Architecture Version 20190305-Base-Ratification)

RISC-V Instruction Set Manual, Volume II: Privileged Architecture (Privileged Architecture Master Branch (1.12 draft))

RISC-V "H" Hypervisor Extension (Hypervisor Architecture Version 0.6.1)

Configuration

2.1 Location

This model's VLNV is riscv.ovpworld.org/processor/riscv/1.0.

The model source is usually at:

\$IMPERAS_HOME/ImperasLib/source/riscv.ovpworld.org/processor/riscv/1.0

The model binary is usually at:

\$IMPERAS_HOME/lib/\$IMPERAS_ARCH/ImperasLib/riscv.ovpworld.org/processor/riscv/1.0

2.2 GDB Path

The default GDB for this model is: \$IMPERAS_HOME/lib/\$IMPERAS_ARCH/gdb/riscv-none-embed-gdb.

2.3 Semi-Host Library

The default semi-host library file is riscv.ovpworld.org/semihosting/pk/1.0

2.4 Processor Endian-ness

This is a LITTLE endian model.

2.5 QuantumLeap Support

This processor is qualified to run in a QuantumLeap enabled simulator.

2.6 Processor ELF code

The ELF code supported by this model is: 0xf3.

All Variants in this model

This model has these variants

Variant	Description
RV32I	
RV32IM	
RV32IMC	
RV32IMAC	
RV32G	
RV32GC	
RV32GCZfinx	
RV32GCB	
RV32GCH	
RV32GCK	
RV32GCN	
RV32GCV	
RV32E	
RV32EC	
RV64I	
RV64IM	
RV64IMC	
RV64IMAC	
RV64G	
RV64GC	
RV64GCZfinx	
RV64GCB	
RV64GCH	(described in this document)
RV64GCK	
RV64GCN	
RV64GCV	
RVB32I	
RVB32E	
RVB64I	

Table 3.1: All Variants in this model

Bus Master Ports

This model has these bus master ports.

Name	min	max	Connect?	Description
INSTRUCTION	32	64	mandatory	Instruction bus
DATA	32	64	optional	Data bus

Table 4.1: Bus Master Ports

Bus Slave Ports

This model has no bus slave ports.

Net Ports

This model has these net ports.

Name	Type	Connect?	Description
reset	input	optional	Reset
reset_addr	input	optional	externally-applied reset address
nmi	input	optional	NMI
nmi_addr	input	optional	externally-applied NMI address
SSWInterrupt	input	optional	Supervisor software interrupt
VSSWInterrupt	input	optional	Virtual supervisor software interrupt
MSWInterrupt	input	optional	Machine software interrupt
STimerInterrupt	input	optional	Supervisor timer interrupt
VSTimerInterrupt	input	optional	Virtual supervisor timer interrupt
MTimerInterrupt	input	optional	Machine timer interrupt
SExternalInterrupt	input	optional	Supervisor external interrupt
VSExternalInterrupt	input	optional	Virtual supervisor external interrupt
MExternalInterrupt	input	optional	Machine external interrupt
irq_ack_o	output	optional	interrupt acknowledge (pulse)
irq_id_o	output	optional	acknowledged interrupt id (valid during
			irq_ack_o pulse)
sec_lvl_o	output	optional	current privilege level
LR_address	output	optional	Port written with effective address for LR
			instruction
SC_address	output	optional	Port written with effective address for SC
			instruction
SC_valid	input	optional	SC_address valid input signal
AMO_active	output	optional	Port written with code indicating active
			AMO
deferint	input	optional	Artifact signal causing interrupts to be
			held off when high

Table 6.1: Net Ports

FIFO Ports

This model has no FIFO ports.

Formal Parameters

Name Type Description Fundamental variant Enumeration Selects variant (either a generic UISA or a specific model) user_version Enumeration Specify required User Architecture version (2.2, 2.3 or 20190305) priv_version Enumeration Specify required Privileged Architecture version (1.10, 1.11, 20) master) numHarts Uns32 Specify the number of hart contexts in a multiprocessor endian Endian Model endian endianFixed Boolean Specify that data endianness is fixed (mstatus.{MBE,SBE,UBE}) read-only)	
user_versionEnumerationSpecify required User Architecture version (2.2, 2.3 or 20190305)priv_versionEnumerationSpecify required Privileged Architecture version (1.10, 1.11, 200 master)numHartsUns32Specify the number of hart contexts in a multiprocessorendianEndianModel endianendianFixedBooleanSpecify that data endianness is fixed (mstatus.{MBE,SBE,UBE})	
priv_version Enumeration Specify required Privileged Architecture version (1.10, 1.11, 20) master) numHarts Uns32 Specify the number of hart contexts in a multiprocessor endian Endian Model endian endianFixed Boolean Specify that data endianness is fixed (mstatus.{MBE,SBE,UBE})	
master) numHarts Uns32 Specify the number of hart contexts in a multiprocessor endian Endian Model endian endianFixed Boolean Specify that data endianness is fixed (mstatus.{MBE,SBE,UBE})	
numHarts Uns32 Specify the number of hart contexts in a multiprocessor endian Endian Model endian endianFixed Boolean Specify that data endianness is fixed (mstatus.{MBE,SBE,UBE})	fields are
endian Endian Model endian endianFixed Boolean Specify that data endianness is fixed (mstatus.{MBE,SBE,UBE})	fields are
endianFixed Boolean Specify that data endianness is fixed (mstatus.{MBE,SBE,UBE})	fields are
	fields are
read-only)	
misa_MXL Uns32 Override default value of misa.MXL	
misa.Extensions Uns32 Override default value of misa.Extensions	
add_Extensions String Add extensions specified by letters to misa.Extensions (for example)	e, specify
"VD" to add V and D features)	
misa_Extensions_mask Uns32 Override mask of writable bits in misa.Extensions	
add_Extensions_mask String Add extensions specified by letters to mask of writable	
misa. Extensions (for example, specify "VD" to add V and D feat	res)
Hypervisor	
hypervisor_version Enumeration Specify required Hypervisor Architecture version (0.6.1)	
VMID_bits Uns32 Specify the number of implemented VMID bits	
GEILEN Uns32 Specify number of guest external interrupts	
xtinst_basic Boolean Specify that only pseudo-instructions are reported by htinst/mtin	st
Debug	
debug_version Enumeration Specify required Debug Architecture version (0.13.2-DRAFT of	r 0.14.0-
DRAFT)	
debug_mode Enumeration Specify how Debug mode is implemented (none, vector, interrupt	or halt)
Floating_Point	
mstatus_fs_mode Enumeration Specify conditions causing update of mstatus.FS to dirty (write_1,	$write_any$
or always_dirty)	
d_requires_f Boolean If D and F extensions are separately enabled in the misa CSR, w	hether D
is enabled only if F is enabled	
mstatus_FS Uns32 Override default value of mstatus.FS (initial state of floating points)	
Zfh Boolean Specify that Zfh is implemented (IEEE half-precision floating points)	nt is sup-
ported)	
Zfinx_version Enumeration Specify that Zfinx is implemented (use integer register file for float	ing point
instructions) (none or 0.4)	
Simulation_Artifact	
ABI_d Boolean Specify whether D registers are used for parameters (ABI SemiHo	sting)
verbose Boolean Specify verbose output messages	
enable_CSR_bus Boolean Add artifact CSR bus port, allowing CSR registers to be externa	ly imple-
mented	

CSR_remap	String	Comma-separated list of CSR number mappings, each of the form <csr-< th=""></csr-<>
		Name>= <number></number>
ASID_cache_size	Uns32	Specifies the number of different ASIDs for which TLB entries are cached;
		a value of 0 implies no limit
Memory		
updatePTEA	Boolean	Specify whether hardware update of PTE A bit is supported
updatePTED	Boolean	Specify whether hardware update of PTE D bit is supported
unaligned	Boolean	Specify whether the processor supports unaligned memory accesses
unalignedAMO	Boolean	Specify whether the processor supports unaligned memory accesses for AMO instructions
ASID_bits	Uns32	Specify the number of implemented ASID bits
lr_sc_grain	Uns32	Specify byte granularity of ll/sc lock region (constrained to a power of two)
PMP_grain	Uns32	Specify PMP region granularity, G (0 =>4 bytes, 1 =>8 bytes, etc)
PMP_registers	Uns32	Specify the number of implemented PMP address registers
PMP_max_page	Uns32	Specify the maximum size of PMP region to map if non-zero (may improve
DI (D. I	D 1	performance; constrained to a power of two)
PMP_decompose	Boolean	Whether unaligned PMP accesses are decomposed into separate aligned accesses
Sv_modes	Uns32	Specify bit mask of implemented Sv modes (e.g. 1<<8 is Sv39)
Instruction_CSR_Behavior		
wfi_is_nop	Boolean	Specify whether WFI should be treated as a NOP (if not, halt while waiting for interrupts)
counteren_mask	Uns32	Specify hardware-enforced mask of writable bits in mcounteren/scounteren registers
noinhibit_mask	Uns32	Specify hardware-enforced mask of always-zero bits in mcountinhibit register
cycle_undefined	Boolean	Specify that the cycle CSR is undefined (reads to it are emulated by a
		Machine mode trap)
time_undefined	Boolean	Specify that the time CSR is undefined (reads to it are emulated by a Ma-
		chine mode trap)
$instret_undefined$	Boolean	Specify that the instret CSR is undefined (reads to it are emulated by a Machine mode trap)
Interrupts_Exceptions		Machine mode vrap)
mtvec_is_ro	Boolean	Specify whether mtvec CSR is read-only
tvec_align	Uns32	Specify hardware-enforced alignment of mtvec/stvec/utvec when Vectored
		interrupt mode enabled
ecode_mask	Uns64	Specify hardware-enforced mask of writable bits in xcause.ExceptionCode
ecode_nmi	Uns64	Specify xcause.ExceptionCode for NMI
tval_zero	Boolean	Specify whether mtval/stval/utval are hard wired to zero
tval_zero_ebreak	Boolean	Specify whether mtval/stval/utval are set to zero by an ebreak
tval_ii_code	Boolean	Specify whether mtval/stval contain faulting instruction bits on illegal in-
_		struction exception
xret_preserves_lr	Boolean	Whether an xRET instruction preserves the value of LR
reset_address	Uns64	Override reset vector address
nmi_address	Uns64	Override NMI vector address
local_int_num	Uns32	Specify number of supplemental local interrupts
unimp_int_mask	Uns64	Specify mask of unimplemented interrupts (e.g. 1<<9 indicates Supervisor external interrupt unimplemented)
force_mideleg	Uns64	Specify mask of interrupts always delegated to lower-priority execution level from Machine execution level
force_sideleg	Uns64	Specify mask of interrupts always delegated to User execution level from Supervisor execution level
no_ideleg	Uns64	Specify mask of interrupts that cannot be delegated to lower-priority execution levels
no_edeleg	Uns64	Specify mask of exceptions that cannot be delegated to lower-priority exe-
		cution levels

CSR_Masks		
mtvec_mask	Uns64	Specify hardware-enforced mask of writable bits in mtvec register
stvec_mask	Uns64	Specify hardware-enforced mask of writable bits in stvec register
MXL_writable	Boolean	Specify that misa.MXL is writable (feature under development)
SXL_writable	Boolean	Specify that mstatus.SXL is writable (feature under development)
UXL_writable	Boolean	Specify that mstatus.UXL is writable (feature under development)
VSXL_writable	Boolean	Specify that hstatus.VSXL is writable (feature under development)
Trigger		
tinfo_undefined	Boolean	Specify that the tinfo CSR is undefined
$tcontrol_undefined$	Boolean	Specify that the tcontrol CSR is undefined
$mcontext_undefined$	Boolean	Specify that the mcontext CSR is undefined
$scontext_undefined$	Boolean	Specify that the scontext CSR is undefined
$mscontext_undefined$	Boolean	Specify that the mscontext CSR is undefined (Debug Version 0.14.0 and
		later)
$hcontext_undefined$	Boolean	Specify that the hontext CSR is undefined
amo_trigger	Boolean	Specify whether AMO load/store operations activate triggers
no_hit	Boolean	Specify that tdata1.hit is unimplemented
no_sselect_2	Boolean	Specify that textra.sselect=2 is not supported (no trigger match by ASID)
trigger_num	Uns32	Specify the number of implemented hardware triggers
tinfo	Uns32	Override tinfo register (for all triggers)
mcontext_bits	Uns32	Specify the number of implemented bits in mcontext
scontext_bits	Uns32	Specify the number of implemented bits in scontext
mvalue_bits	Uns32	Specify the number of implemented bits in textra.mvalue (if zero, tex-
		tra.mselect is tied to zero)
svalue_bits	Uns32	Specify the number of implemented bits in textra.svalue (if zero, tex-
		tra.sselect is tied to zero)
$mcontrol_maskmax$	Uns32	Specify mcontrol.maskmax value
$CSR_Defauts$		
mvendorid	Uns64	Override mvendorid register
marchid	Uns64	Override marchid register
mimpid	Uns64	Override mimpid register
mhartid	Uns64	Override mhartid register (or first mhartid of an incrementing sequence if
		this is an SMP variant)
mtvec	Uns64	Override mtvec register
Fast_Interrupt		
CLICLEVELS	Uns32	Specify number of interrupt levels implemented by CLIC, or 0 if CLIC absent

Table 8.1: Parameters that can be set in: Hart

8.1 Parameters with enumerated types

8.1.1 Parameter user_version

Set to this value	Description
2.2	User Architecture Version 2.2
2.3	Deprecated and equivalent to 20190305
20190305	User Architecture Version 20190305-Base-Ratification

Table 8.2: Values for Parameter user_version

8.1.2 Parameter priv_version

Set to this value	Description
1.10	Privileged Architecture Version 1.10

1.11	Deprecated and equivalent to 20190405
20190405	Privileged Architecture Version 20190405-Priv-MSU-Ratification
master	Privileged Architecture Master Branch (1.12 draft)

Table 8.3: Values for Parameter priv_version

8.1.3 Parameter hypervisor_version

Set to this value	Description	
0.6.1	Hypervisor Architecture Version 0.6.1	

Table 8.4: Values for Parameter hypervisor_version

8.1.4 Parameter debug_version

Set to this value	Description		
0.13.2-DRAFT	RISC-V External Debug Support Version 0.13.2-DRAFT		
0.14.0-DRAFT	RISC-V External Debug Support Version 0.14.0-DRAFT		

Table 8.5: Values for Parameter debug_version

8.1.5 Parameter mstatus_fs_mode

Set to this value	Description		
write_1	Any non-zero flag result sets mstatus.fs dirty		
write_any	Any write of flags sets mstatus.fs dirty		
always_dirty	mstatus.fs is either off or dirty		

Table 8.6: Values for Parameter mstatus_fs_mode

8.1.6 Parameter debug_mode

Set to this value	Description		
none	Debug mode not implemented		
vector	Debug mode implemented by execution at vector		
interrupt	Debug mode implemented by interrupt		
halt	Debug mode implemented by halt		

Table 8.7: Values for Parameter debug_mode

8.1.7 Parameter Zfinx_version

Set to this value	Description
none	Zfinx not implemented
0.4	Zfinx version 0.4

Table 8.8: Values for Parameter Zfinx_version

Execution Modes

Mode	Code	Description	
User	0	User mode	
Supervisor	1	Supervisor mode	
Machine	3	3 Machine mode	
Virtual-User	4	Virtual User mode	
Virtual-Supervisor	5	Virtual Supervisor mode	

Table 9.1: Modes implemented in: Hart

Exceptions

Exception	Code	Description
InstructionAddressMisaligned	0	Fetch from unaligned address
InstructionAccessFault	1	No access permission for fetch
IllegalInstruction	2	Undecoded, unimplemented or disabled instruc-
		tion
Breakpoint	3	EBREAK instruction executed
LoadAddressMisaligned	4	Load from unaligned address
LoadAccessFault	5	No access permission for load
StoreAMOAddressMisaligned	6	Store/atomic memory operation at unaligned
		address
StoreAMOAccessFault	7	No access permission for store/atomic memory
		operation
EnvironmentCallFromUMode	8	ECALL instruction executed in User mode
EnvironmentCallFromSMode	9	ECALL instruction executed in Supervisor
		mode
EnvironmentCallFromVSMode	10	ECALL instruction executed in Virtual Super-
		visor mode
EnvironmentCallFromMMode	11	ECALL instruction executed in Machine mode
InstructionPageFault	12	Page fault at fetch address
LoadPageFault	13	Page fault at load address
StoreAMOPageFault	15	Page fault at store/atomic memory operation
		address
InstructionGuestPageFault	20	Guest page fault at fetch address
LoadGuestPageFault	21	Guest page fault at load address
VirtualInstruction	22	Virtual instruction fault
StoreAMOGuestPageFault	23	Guest page fault at store/atomic memory oper-
		ation address
SSWInterrupt	65	Supervisor software interrupt
VSSWInterrupt	66	Virtual supervisor software interrupt
MSWInterrupt	67	Machine software interrupt
STimerInterrupt	69	Supervisor timer interrupt
VSTimerInterrupt	70	Virtual supervisor timer interrupt
MTimerInterrupt	71	Machine timer interrupt

SExternalInterrupt	73	Supervisor external interrupt
VSExternalInterrupt	74	Virtual supervisor external interrupt
MExternalInterrupt	75	Machine external interrupt

Table 10.1: Exceptions implemented in: Hart

Hierarchy of the model

A CPU core may be configured to instance many processors of a Symmetrical Multi Processor (SMP). A CPU core may also have sub elements within a processor, for example hardware threading blocks.

OVP processor models can be written to include SMP blocks and to have many levels of hierarchy. Some OVP CPU models may have a fixed hierarchy, and some may be configured by settings in a configuration register. Please see the register definitions of this model.

This model documentation shows the settings and hierarchy of the default settings for this model variant.

11.1 Level 1: Hart

This level in the model hierarchy has 5 commands.

This level in the model hierarchy has 7 register groups:

Group name	Registers
Core	33
Floating_point	32
User_Control_and_Status	35
Supervisor_Control_and_Status	12
Hypervisor_Control_and_Status	23
Machine_Control_and_Status	158
Integration_support	2

Table 11.1: Register groups

This level in the model hierarchy has no children.

Model Commands

A Processor model can implement one or more **Model Commands** available to be invoked from the simulator command line, from the OP API or from the Imperas Multiprocessor Debugger.

12.1 Level 1: Hart

12.1.1 dumpTLB

12.1.1.1 Argument description

show TLB contents

12.1.2 dumpVS1TLB

12.1.2.1 Argument description

show VS1 TLB contents

12.1.3 dumpVS2TLB

12.1.3.1 Argument description

show VS2 TLB contents

12.1.4 isync

specify instruction address range for synchronous execution

Argument	Type	Description	
-addresshi	Uns64	end address of synchronous execution range	
-addresslo	Uns64	start address of synchronous execution range	

Table 12.1: isync command arguments

12.1.5 itrace

enable or disable instruction tracing

Argument	Type	Description

-after	Uns64	apply after this many instructions	
-enable	Boolean enable instruction tracing		
-instructioncount	Boolean	include the instruction number in each trace	
-off	Boolean	disable instruction tracing	
-on	Boolean	lean enable instruction tracing	
-registerchange	Boolean	show registers changed by this instruction	
-registers	Boolean	show registers after each trace	

Table 12.2: itrace command arguments

Registers

13.1 Level 1: Hart

13.1.1 Core

Registers at level:1, type:Hart group:Core

Name	Bits	Initial-Hex	RW	Description
zero	64	0	r-	
ra	64	0	rw	
sp	64	0	rw	stack pointer
gp	64	0	rw	
tp	64	0	rw	
t0	64	0	rw	
t1	64	0	rw	
t2	64	0	rw	
s0	64	0	rw	
s1	64	0	rw	
a0	64	0	rw	
a1	64	0	rw	
a2	64	0	rw	
a3	64	0	rw	
a4	64	0	rw	
a5	64	0	rw	
a6	64	0	rw	
a7	64	0	rw	
s2	64	0	rw	
s3	64	0	rw	
s4	64	0	rw	
s5	64	0	rw	
s6	64	0	rw	
s7	64	0	rw	
s8	64	0	rw	
s9	64	0	rw	
s10	64	0	rw	
s11	64	0	rw	
t3	64	0	rw	
t4	64	0	rw	
t5	64	0	rw	
t6	64	0	rw	
pc	64	0	rw	program counter

Table 13.1: Registers at level 1, type:Hart group:Core

13.1.2 Floating_point

Registers at level:1, type:Hart group:Floating_point

Name	Bits	Initial-Hex	RW	Description
ft0	64	0	rw	
ft1	64	0	rw	
ft2	64	0	rw	
ft3	64	0	rw	
ft4	64	0	rw	
ft5	64	0	rw	
ft6	64	0	rw	
ft7	64	0	rw	
fs0	64	0	rw	
fs1	64	0	rw	
fa0	64	0	rw	
fa1	64	0	rw	
fa2	64	0	rw	
fa3	64	0	rw	
fa4	64	0	rw	
fa5	64	0	rw	
fa6	64	0	rw	
fa7	64	0	rw	
fs2	64	0	rw	
fs3	64	0	rw	
fs4	64	0	rw	
fs5	64	0	rw	
fs6	64	0	rw	
fs7	64	0	rw	
fs8	64	0	rw	
fs9	64	0	rw	
fs10	64	0	rw	
fs11	64	0	rw	
ft8	64	0	rw	
ft9	64	0	rw	
ft10	64	0	rw	
ft11	64	0	rw	

Table 13.2: Registers at level 1, type:Hart group:Floating_point

13.1.3 User_Control_and_Status

Registers at level:1, type:Hart group:User_Control_and_Status

Name	Bits	Initial-Hex	RW	Description
fflags	64	0	rw	Floating-Point Flags
frm	64	0	rw	Floating-Point Rounding Mode
fcsr	64	0	rw	Floating-Point Control and Status
cycle	64	0	r-	Cycle Counter
time	64	0	r-	Timer
instret	64	0	r-	Instructions Retired
hpmcounter3	64	0	r-	Performance Monitor Counter 3

hpmcounter4	64	0	r-	Performance Monitor Counter 4
hpmcounter5	64	0	r-	Performance Monitor Counter 5
hpmcounter6	64	0	r-	Performance Monitor Counter 6
hpmcounter7	64	0	r-	Performance Monitor Counter 7
hpmcounter8	64	0	r-	Performance Monitor Counter 8
hpmcounter9	64	0	r-	Performance Monitor Counter 9
hpmcounter10	64	0	r-	Performance Monitor Counter 10
hpmcounter11	64	0	r-	Performance Monitor Counter 11
hpmcounter12	64	0	r-	Performance Monitor Counter 12
hpmcounter13	64	0	r-	Performance Monitor Counter 13
hpmcounter14	64	0	r-	Performance Monitor Counter 14
hpmcounter15	64	0	r-	Performance Monitor Counter 15
hpmcounter16	64	0	r-	Performance Monitor Counter 16
hpmcounter17	64	0	r-	Performance Monitor Counter 17
hpmcounter18	64	0	r-	Performance Monitor Counter 18
hpmcounter19	64	0	r-	Performance Monitor Counter 19
hpmcounter20	64	0	r-	Performance Monitor Counter 20
hpmcounter21	64	0	r-	Performance Monitor Counter 21
hpmcounter22	64	0	r-	Performance Monitor Counter 22
hpmcounter23	64	0	r-	Performance Monitor Counter 23
hpmcounter24	64	0	r-	Performance Monitor Counter 24
hpmcounter25	64	0	r-	Performance Monitor Counter 25
hpmcounter26	64	0	r-	Performance Monitor Counter 26
hpmcounter27	64	0	r-	Performance Monitor Counter 27
hpmcounter28	64	0	r-	Performance Monitor Counter 28
hpmcounter29	64	0	r-	Performance Monitor Counter 29
hpmcounter30	64	0	r-	Performance Monitor Counter 30
hpmcounter31	64	0	r-	Performance Monitor Counter 31

Table 13.3: Registers at level 1, type:Hart group:User_Control_and_Status

13.1.4 Supervisor_Control_and_Status

Registers at level:1, type:Hart group:Supervisor_Control_and_Status

Name	Bits	Initial-Hex	RW	Description
sstatus	64	2 00000000	rw	Supervisor Status
sie	64	0	rw	Supervisor Interrupt Enable
stvec	64	0	rw	Supervisor Trap-Vector Base-Address
scounteren	64	0	rw	Supervisor Counter Enable
sscratch	64	0	rw	Supervisor Scratch
sepc	64	0	rw	Supervisor Exception Program Counter
scause	64	0	rw	Supervisor Cause
stval	64	0	rw	Supervisor Trap Value
sip	64	0	rw	Supervisor Interrupt Pending
satp	64	0	rw	Supervisor Address Translation and Protection
scontext	64	0	rw	Trigger Supervisor Context
mscontext	64	0	rw	Trigger Machine Context Alias

Table 13.4: Registers at level 1, type:Hart group:Supervisor_Control_and_Status

13.1.5 Hypervisor_Control_and_Status

Registers at level:1, type:Hart group:Hypervisor_Control_and_Status

Name	Bits	Initial-Hex	RW	Description
vsstatus	64	2 00000000	rw	Virtual Supervisor Status
vsie	64	0	rw	Virtual Supervisor Interrupt Enable
vstvec	64	0	rw	Virtual Supervisor Trap-Vector Base-Address
vsscratch	64	0	rw	Virtual Supervisor Scratch
vsepc	64	0	rw	Virtual Supervisor Exception Program Counter
vscause	64	0	rw	Virtual Supervisor Cause
vstval	64	0	rw	Virtual Supervisor Trap Value
vsip	64	0	rw	Virtual Supervisor Interrupt Pending
vsatp	64	0	rw	Virtual Supervisor Address Translation and Protection
hstatus	64	2 00000000	rw	Hypervisor Status
hedeleg	64	0	rw	Hypervisor Exception Delegation
hideleg	64	0	rw	Hypervisor Interrupt Delegation
hie	64	0	rw	Hypervisor Interrupt Enable
htimedelta	64	0	rw	Hypervisor Time Delta
hcounteren	64	0	rw	Hypervisor Counter Enable
hgeie	64	0	rw	Hypervisor Guest External Interrupt Enable
htval	64	0	rw	Hypervisor Trap Value
hip	64	0	rw	Hypervisor Interrupt Pending
hvip	64	0	rw	Hypervisor Virtual Interrupt Pending
htinst	64	0	rw	Hypervisor Trap Instruction
hgatp	64	0	rw	Hypervisor Guest Address Translation and Protection
hcontext	64	0	rw	Trigger Hypervisor Context
hgeip	64	0	r-	Hypervisor Guest External Interrupt Pending

Table 13.5: Registers at level 1, type:Hart group:Hypervisor_Control_and_Status

13.1.6 Machine_Control_and_Status

Registers at level:1, type:Hart group:Machine_Control_and_Status

Name	Bits	Initial-Hex	RW	Description
mstatus	64	a 00000000	rw	Machine Status
misa	64	80000000	rw	ISA and Extensions
		001411ad		
medeleg	64	0	rw	Machine Exception Delegation
mideleg	64	444	rw	Machine Interrupt Delegation
mie	64	0	rw	Machine Interrupt Enable
mtvec	64	0	rw	Machine Trap-Vector Base-Address
mcounteren	64	0	rw	Machine Counter Enable
mcountinhibit	64	0	rw	Machine Counter Inhibit
mhpmevent3	64	0	rw	Machine Performance Monitor Event Select 3
mhpmevent4	64	0	rw	Machine Performance Monitor Event Select 4
mhpmevent5	64	0	rw	Machine Performance Monitor Event Select 5
mhpmevent6	64	0	rw	Machine Performance Monitor Event Select 6
mhpmevent7	64	0	rw	Machine Performance Monitor Event Select 7
mhpmevent8	64	0	rw	Machine Performance Monitor Event Select 8
mhpmevent9	64	0	rw	Machine Performance Monitor Event Select 9
mhpmevent10	64	0	rw	Machine Performance Monitor Event Select 10
mhpmevent11	64	0	rw	Machine Performance Monitor Event Select 11
mhpmevent12	64	0	rw	Machine Performance Monitor Event Select 12
mhpmevent13	64	0	rw	Machine Performance Monitor Event Select 13
mhpmevent14	64	0	rw	Machine Performance Monitor Event Select 14
mhpmevent15	64	0	rw	Machine Performance Monitor Event Select 15
mhpmevent16	64	0	rw	Machine Performance Monitor Event Select 16
mhpmevent17	64	0	rw	Machine Performance Monitor Event Select 17

	T 0.4			
mhpmevent18	64	0	rw	Machine Performance Monitor Event Select 18
mhpmevent19	64	0	rw	Machine Performance Monitor Event Select 19
mhpmevent20	64	0	rw	Machine Performance Monitor Event Select 20
mhpmevent21	64	0	rw	Machine Performance Monitor Event Select 21
mhpmevent22	64	0	rw	Machine Performance Monitor Event Select 22
mhpmevent23	64	0	rw	Machine Performance Monitor Event Select 23
mhpmevent24	64	0	rw	Machine Performance Monitor Event Select 24
mhpmevent25	64	0	rw	Machine Performance Monitor Event Select 25
mhpmevent26	64	0	rw	Machine Performance Monitor Event Select 26
mhpmevent27	64	0	rw	Machine Performance Monitor Event Select 27
mhpmevent28	64	0	rw	Machine Performance Monitor Event Select 28
mhpmevent29	64	0	rw	Machine Performance Monitor Event Select 29
mhpmevent30	64	0	rw	Machine Performance Monitor Event Select 30
mhpmevent31	64	0	rw	Machine Performance Monitor Event Select 31
mscratch	64	0	rw	Machine Scratch
mepc	64	0	rw	Machine Exception Program Counter
mcause	64	0	rw	Machine Cause
mtval	64	0	rw	Machine Trap Value
mip	64	0	rw	Machine Interrupt Pending
mtinst	64	0	rw	Machine Trap Instruction
mtval2	64	0	rw	Machine Second Trap Value
pmpcfg0	64	0	rw	Physical Memory Protection Configuration 0
pmpcfg2	64	0	rw	Physical Memory Protection Configuration 2
pmpcfg4	64	0	rw	Physical Memory Protection Configuration 4
pmpcfg6	64	0	rw	Physical Memory Protection Configuration 4 Physical Memory Protection Configuration 6
	64	0	_	Physical Memory Protection Configuration 8
pmpcfg8	-		rw	
pmpcfg10	64	0	rw	Physical Memory Protection Configuration 10
pmpcfg12	64	0	rw	Physical Memory Protection Configuration 12
pmpcfg14	64	0	rw	Physical Memory Protection Configuration 14
pmpaddr0	64	0	rw	Physical Memory Protection Address 0
pmpaddr1	64	0	rw	Physical Memory Protection Address 1
pmpaddr2	64	0	rw	Physical Memory Protection Address 2
pmpaddr3	64	0	rw	Physical Memory Protection Address 3
pmpaddr4	64	0	rw	Physical Memory Protection Address 4
pmpaddr5	64	0	rw	Physical Memory Protection Address 5
pmpaddr6	64	0	rw	Physical Memory Protection Address 6
pmpaddr7	64	0	rw	Physical Memory Protection Address 7
pmpaddr8	64	0	rw	Physical Memory Protection Address 8
pmpaddr9	64	0	rw	Physical Memory Protection Address 9
pmpaddr10	64	0	rw	Physical Memory Protection Address 10
pmpaddr11	64	0	rw	Physical Memory Protection Address 11
pmpaddr12	64	0	rw	Physical Memory Protection Address 12
pmpaddr13	64	0	rw	Physical Memory Protection Address 13
pmpaddr14	64	0	rw	Physical Memory Protection Address 14
pmpaddr15	64	0	rw	Physical Memory Protection Address 15
pmpaddr16	64	0	rw	Physical Memory Protection Address 16
pmpaddr17	64	0	rw	Physical Memory Protection Address 17
pmpaddr18	64	0	rw	Physical Memory Protection Address 18
pmpaddr19	64	0	rw	Physical Memory Protection Address 19
pmpaddr20	64	0	rw	Physical Memory Protection Address 20
pmpaddr21	64	0	rw	Physical Memory Protection Address 21
pmpaddr22	64	0	rw	Physical Memory Protection Address 22
pmpaddr23	64	0	rw	Physical Memory Protection Address 23
pmpaddr24	64	0		Physical Memory Protection Address 24
pmpaddr25	64	0	rw	Physical Memory Protection Address 25 Physical Memory Protection Address 25
	64	0	rw	
pmpaddr26	04	U	rw	Physical Memory Protection Address 26

		1		
pmpaddr27	64	0	rw	Physical Memory Protection Address 27
pmpaddr28	64	0	rw	Physical Memory Protection Address 28
pmpaddr29	64	0	rw	Physical Memory Protection Address 29
pmpaddr30	64	0	rw	Physical Memory Protection Address 30
pmpaddr31	64	0	rw	Physical Memory Protection Address 31
pmpaddr32	64	0	rw	Physical Memory Protection Address 32
pmpaddr33	64	0	rw	Physical Memory Protection Address 33
pmpaddr34	64	0	rw	Physical Memory Protection Address 34
pmpaddr35	64	0	rw	Physical Memory Protection Address 35
pmpaddr36	64	0	rw	Physical Memory Protection Address 36
pmpaddr37	64	0	rw	Physical Memory Protection Address 37
pmpaddr38	64	0	rw	Physical Memory Protection Address 38
pmpaddr39	64	0	rw	Physical Memory Protection Address 39
pmpaddr40	64	0	rw	Physical Memory Protection Address 40
pmpaddr41	64	0	rw	Physical Memory Protection Address 41
pmpaddr42	64	0	rw	Physical Memory Protection Address 42
pmpaddr43	64	0	rw	Physical Memory Protection Address 43
pmpaddr44	64	0	rw	Physical Memory Protection Address 44
pmpaddr45	64	0	rw	Physical Memory Protection Address 45
pmpaddr46	64	0	rw	Physical Memory Protection Address 46
pmpaddr47	64	0	rw	Physical Memory Protection Address 47
pmpaddr48	64	0	rw	Physical Memory Protection Address 48
pmpaddr49	64	0	rw	Physical Memory Protection Address 49
pmpaddr50	64	0	rw	Physical Memory Protection Address 50
pmpaddr51	64	0	rw	Physical Memory Protection Address 51
pmpaddr52	64	0	rw	Physical Memory Protection Address 52
pmpaddr53	64	0	rw	Physical Memory Protection Address 53
pmpaddr54	64	0	rw	Physical Memory Protection Address 54
pmpaddr55	64	0	rw	Physical Memory Protection Address 55
pmpaddr56	64	0	rw	Physical Memory Protection Address 56
pmpaddr57	64	0	rw	Physical Memory Protection Address 57
pmpaddr58	64	0	rw	Physical Memory Protection Address 58
pmpaddr59	64	0	rw	Physical Memory Protection Address 59
pmpaddr60	64	0	rw	Physical Memory Protection Address 60
pmpaddr61	64	0	rw	Physical Memory Protection Address 61
pmpaddr62	64	0	rw	Physical Memory Protection Address 62
pmpaddr63	64	0	rw	Physical Memory Protection Address 63
tselect	64	0	rw	Trigger Register Select
tdata1	64	0	rw	Trigger Data 1
tdata2	64	0		Trigger Data 2
tdata3	64	0	rw rw	Trigger Data 3
tinfo	64	7d		Trigger Info
	64	0	rw	Trigger Control
tcontrol mcontext	64	0	rw	Trigger Control Trigger Machine Context
	64	0	rw	Machine Cycle Counter
mcycle	64	0	rw	Machine Instructions Retired
minstret mhpmcounter3	64	0	rw	Machine Performance Monitor Counter 3
	64	0	rw	Machine Performance Monitor Counter 3 Machine Performance Monitor Counter 4
mhpmcounter4 mhpmcounter5		0	rw	Machine Performance Monitor Counter 4 Machine Performance Monitor Counter 5
	64		rw	
mhpmcounter6	64	0	rw	Machine Performance Monitor Counter 6
mhpmcounter7	64	0	rw	Machine Performance Monitor Counter 7
mhpmcounter8	64	0	rw	Machine Performance Monitor Counter 8
mhpmcounter9	64	0	rw	Machine Performance Monitor Counter 9
mhpmcounter10	64	0	rw	Machine Performance Monitor Counter 10
mhpmcounter11	64	0	rw	Machine Performance Monitor Counter 11
mhpmcounter12	64	0	rw	Machine Performance Monitor Counter 12

mhpmcounter13	64	0	rw	Machine Performance Monitor Counter 13
mhpmcounter14	64	0	rw	Machine Performance Monitor Counter 14
mhpmcounter15	64	0	rw	Machine Performance Monitor Counter 15
mhpmcounter16	64	0	rw	Machine Performance Monitor Counter 16
mhpmcounter17	64	0	rw	Machine Performance Monitor Counter 17
mhpmcounter18	64	0	rw	Machine Performance Monitor Counter 18
mhpmcounter19	64	0	rw	Machine Performance Monitor Counter 19
mhpmcounter20	64	0	rw	Machine Performance Monitor Counter 20
mhpmcounter21	64	0	rw	Machine Performance Monitor Counter 21
mhpmcounter22	64	0	rw	Machine Performance Monitor Counter 22
mhpmcounter23	64	0	rw	Machine Performance Monitor Counter 23
mhpmcounter24	64	0	rw	Machine Performance Monitor Counter 24
mhpmcounter25	64	0	rw	Machine Performance Monitor Counter 25
mhpmcounter26	64	0	rw	Machine Performance Monitor Counter 26
mhpmcounter27	64	0	rw	Machine Performance Monitor Counter 27
mhpmcounter28	64	0	rw	Machine Performance Monitor Counter 28
mhpmcounter29	64	0	rw	Machine Performance Monitor Counter 29
mhpmcounter30	64	0	rw	Machine Performance Monitor Counter 30
mhpmcounter31	64	0	rw	Machine Performance Monitor Counter 31
mvendorid	64	0	r-	Vendor ID
marchid	64	0	r-	Architecture ID
mimpid	64	0	r-	Implementation ID
mhartid	64	0	r-	Hardware Thread ID

Table 13.6: Registers at level 1, type:Hart group:Machine_Control_and_Status

13.1.7 Integration_support

Registers at level:1, type:Hart group:Integration_support

Name	Bits	Initial-Hex	RW	Description
LRSCAddress	64	TITHIT TITHIT	rw	LR/SC active lock address
commercial	8	0	r-	Commercial feature in use

Table 13.7: Registers at level 1, type:Hart group:Integration_support