

OVP Guide to Using Processor Models

Model specific information for $Andes_N25$

Imperas Software Limited Imperas Buildings, North Weston Thame, Oxfordshire, OX9 2HA, U.K. docs@imperas.com



Author	Imperas Software Limited
Version	20210408.0
Filename	OVP_Model_Specific_Information_andes_riscv_N25.pdf
Created	5 May 2021
Status	OVP Standard Release

Copyright Notice

Copyright (c) 2021 Imperas Software Limited. All rights reserved. This software and documentation contain information that is the property of Imperas Software Limited. The software and documentation are furnished under a license agreement and may be used or copied only in accordance with the terms of the license agreement. No part of the software and documentation may be reproduced, transmitted, or translated, in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without prior written permission of Imperas Software Limited, or as expressly provided by the license agreement.

Right to Copy Documentation

The license agreement with Imperas permits licensee to make copies of the documentation for its internal use only. Each copy shall include all copyrights, trademarks, service marks, and proprietary rights notices, if any.

Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the readers responsibility to determine the applicable regulations and to comply with them.

Disclaimer

IMPERAS SOFTWARE LIMITED, AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Model Release Status

This model is released as part of OVP releases and is included in OVPworld packages. Please visit OVPworld.org.

Contents

1	Ove	rview 1
	1.1	Description
	1.2	Licensing
	1.3	Extensions
		1.3.1 Extensions Enabled by Default
		1.3.2 Available Extensions Not Enabled by Default
	1.4	General Features
	1.5	CLIC
	1.6	Load-Reserved/Store-Conditional Locking
	1.7	Active Atomic Operation Indication
	1.8	Interrupts
	1.9	Debug Mode
		1.9.1 Debug State Entry
		1.9.2 Debug State Exit
		1.9.3 Debug Registers
		1.9.4 Debug Mode Execution
		1.9.5 Debug Single Step
		1.9.6 Debug Ports
	1.10	Trigger Module
		1.10.1 Trigger Module Restrictions
		1.10.2 Trigger Module Parameters
	1.11	Debug Mask
	1.12	Integration Support
		1.12.1 CSR Register External Implementation
		1.12.2 LR/SC Active Address
	1.13	Limitations
	1.14	Verification
	1.15	References
_		
2		les-Specific Extensions 11
	2.1	Andes-Specific Parameters
		2.1.1 Parameter andesExtensions/mmsc_cfg
		2.1.2 Parameter andesExtensions/micm_cfg
		2.1.3 Parameter andesExtensions/mdcm_cfg
		2.1.4 Parameter andesExtensions/uitb
		2.1.5 Parameter andesExtensions/milmb
		2.1.6 Parameter andesExtensions/milmbMask

5	B 116	Mosta	r Ports	21
4	All	Varian	ts in this model	20
		2 2 3 2		-
	3.6	•	• • • •	19
	3.5			19
	3.4		·	19
	3.3	_		19
	3.2			19
_	3.1	_		19
3	Cor	ıfigurat	ion	19
			2.7.2.2 EX9.IT	18
				18
		2.7.2		18
		a = -		18
				18
				18
				17
				17
				17
				17
			2.7.1.15 LWGP	17
			2.7.1.14 LHUGP	16
			2.7.1.13 LHGP	16
			2.7.1.12 LBUGP	16
			2.7.1.11 LBGP	16
			2.7.1.10 LEA.d	16
			2.7.1.9 LEA.w	16
			2.7.1.8 LEA.h	15
				15
				15
			·	15^{-3}
				15
				15
				14
		4.1.1		14
	2.1	2.7.1	1	14 14
	$\frac{2.6}{2.7}$		1	1414
	$\frac{2.5}{2.6}$		8	14
	2.4		9	14
	2.3	-	$\boldsymbol{\theta}$	14
	2.2			13
		2.1.9	,	13
		2.1.8	<i>'</i>	13
		2.1.7	<i>'</i>	13

Imperas OVP Fast Processor Model Documentation for Andes_N25 $\,$

6	Bus	Slave	Ports	22	2
7	Net	Ports		23	}
8	FIF	O Por	\mathbf{ts}	2 4	1
9	For	mal Pa	arameters	25	5
	9.1	Exten	sion Parameters	. 27	7
	9.2	Paran	neters with enumerated types	. 27	7
		9.2.1	Parameter user_version	. 27	7
		9.2.2	Parameter priv_version	. 27	7
		9.2.3	Parameter debug_version	. 27	7
		9.2.4	Parameter debug_mode	. 27	7
10	Exe	cution	a Modes	29)
11	Exc	eption	ns .	30)
12	Hie	rarchy	of the model	31	L
	12.1	Level	1: Hart	. 31	L
13	8 Mo	del Co	ommands	32	2
	13.1	Level	1: Hart	. 32	2
			isync		2
			itrace		2
14	l Reg	isters		33	3
			1: Hart		_
	11.1		Core		
			User_Control_and_Status		
			Machine_Control_and_Status		
			Integration_support		

Overview

This document provides the details of an OVP Fast Processor Model variant.

OVP Fast Processor Models are written in C and provide a C API for use in C based platforms. The models also provide a native interface for use in SystemC TLM2 platforms.

The models are written using the OVP VMI API that provides a Virtual Machine Interface that defines the behavior of the processor. The VMI API makes a clear line between model and simulator allowing very good optimization and world class high speed performance. Most models are provided as a binary shared object and also as source. This allows the download and use of the model binary or the use of the source to explore and modify the model.

The models are run through an extensive QA and regression testing process and most model families are validated using technology provided by the processor IP owners. There is a companion document (OVP Guide to Using Processor Models) which explains the general concepts of OVP Fast Processor Models and their use. It is downloadable from the OVPworld website documentation pages.

1.1 Description

RISC-V N25 32-bit processor model

1.2 Licensing

This Model is released under the Open Source Apache 2.0

1.3 Extensions

1.3.1 Extensions Enabled by Default

The model has the following architectural extensions enabled, and the following bits in the misa CSR Extensions field will be set upon reset:

```
misa bit 0: extension A (atomic instructions)
```

misa bit 2: extension C (compressed instructions)

misa bit 8: RV32I/RV64I/RV128I base integer instruction set

misa bit 12: extension M (integer multiply/divide instructions)

misa bit 20: extension U (User mode)

misa bit 23: extension X (non-standard extensions present)

To specify features that can be dynamically enabled or disabled by writes to the misa register in addition to those listed above, use parameter "add_Extensions_mask". This is a string parameter containing the feature letters to add; for example, value "DV" indicates that double-precision floating point and the Vector Extension can be enabled or disabled by writes to the misa register, if supported on this variant.

Legacy parameter "misa_Extensions_mask" can also be used. This Uns32-valued parameter specifies all writable bits in the misa Extensions field, replacing any permitted bits defined in the base variant.

Note that any features that are indicated as present in the misa mask but absent in the misa will be ignored. See the next section.

1.3.2 Available Extensions Not Enabled by Default

The following extensions are supported by the model, but not enabled by default in this variant:

```
misa bit 1: extension B (bit manipulation extension)
```

misa bit 3: extension D (double-precision floating point)

misa bit 4: RV32E base integer instruction set (embedded)

misa bit 5: extension F (single-precision floating point)

misa bit 7: extension H (hypervisor)

misa bit 10: extension K (cryptographic)

misa bit 13: extension N (user-level interrupts)

misa bit 18: extension S (Supervisor mode)

misa bit 21: extension V (vector extension)

To add features from this list to the base variant, use parameter "add_Extensions". This is a string parameter containing the feature letters to add; for example, value "DV" indicates that double-precision floating point and the Vector Extension should be enabled, if they are currently absent

and are available on this variant.

Legacy parameter "misa_Extensions" can also be used. This Uns32-valued parameter specifies the reset value for the misa CSR Extensions field, replacing any permitted bits defined in the base variant.

1.4 General Features

On this variant, the Machine trap-vector base-address register (mtvec) is writable. It can instead be configured as read-only using parameter "mtvec_is_ro".

Values written to "mtvec" are masked using the value 0xfffffffd. A different mask of writable bits may be specified using parameter "mtvec_mask" if required. In addition, when Vectored interrupt mode is enabled, parameter "tvec_align" may be used to specify additional hardware-enforced base address alignment. In this variant, "tvec_align" defaults to 0, implying no alignment constraint.

The initial value of "mtvec" is 0x0. A different value may be specified using parameter "mtvec" if required.

On reset, the model will restart at address 0x0. A different reset address may be specified using parameter "reset_address" or applied using optional input port "reset_addr" if required.

On an NMI, the model will restart at address 0x0. A different NMI address may be specified using parameter "nmi_address" or applied using optional input port "nmi_addr" if required.

WFI will halt the processor until an interrupt occurs. It can instead be configured as a NOP using parameter "wfi_is_nop". WFI timeout wait is implemented with a time limit of 0 (i.e. WFI causes an Illegal Instruction trap in Supervisor mode when mstatus.TW=1).

The "cycle" CSR is implemented in this variant. Set parameter "cycle_undefined" to True to instead specify that "cycle" is unimplemented and reads of it should trap to Machine mode.

The "time" CSR is implemented in this variant. Set parameter "time_undefined" to True to instead specify that "time" is unimplemented and reads of it should trap to Machine mode. Usually, the value of the "time" CSR should be provided by the platform - see notes below about the artifact "CSR" bus for information about how this is done.

The "instret" CSR is implemented in this variant. Set parameter "instret_undefined" to True to instead specify that "instret" is unimplemented and reads of it should trap to Machine mode.

Unaligned memory accesses are not supported by this variant. Set parameter "unaligned" to "T" to enable such accesses.

Unaligned memory accesses are not supported for AMO instructions by this variant. Set parameter "unalignedAMO" to "T" to enable such accesses.

A PMP unit is not implemented by this variant. Set parameter "PMP_registers" to indicate that the unit should be implemented with that number of PMP entries.

LR/SC instructions are implemented with a 1-byte reservation granule. A different granule size may be specified using parameter "lr_sc_grain".

1.5 CLIC

The model can be configured to implement a Core Local Interrupt Controller (CLIC) using parameter "CLICLEVELS"; when non-zero, the CLIC is present with the specified number of interrupt levels (2-256), as described in the RISC-V Core-Local Interrupt Controller specification, and further parameters are made available to configure other aspects of the CLIC. "CLICLEVELS" is zero in this variant, indicating that a CLIC is not implemented.

1.6 Load-Reserved/Store-Conditional Locking

By default, LR/SC locking is implemented automatically by the model and simulator, with a reservation granule defined by the "lr_sc_grain" parameter. It is also possible to implement locking externally to the model in a platform component, using the "LR_address", "SC_address" and "SC_valid" net ports, as described below.

The "LR_address" output net port is written by the model with the address used by a load-reserved instruction as it executes. This port should be connected as an input to the external lock management component, which should record the address, and also that an LR/SC transaction is active.

The "SC_address" output net port is written by the model with the address used by a store-conditional instruction as it executes. This should be connected as an input to the external lock management component, which should compare the address with the previously-recorded load-reserved address, and determine from this (and other implementation-specific constraints) whether the store should succeed. It should then immediately write the Boolean success/fail code to the "SC_valid" input net port of the model. Finally, it should update state to indicate that an LR/SC transaction is no longer active.

It is also possible to write zero to the "SC_valid" input net port at any time outside the context of a store-conditional instruction, which will mark any active LR/SC transaction as invalid.

Irrespective of whether LR/SC locking is implemented internally or externally, taking any exception or interrupt or executing exception-return instructions (e.g. MRET) will always mark any active LR/SC transaction as invalid.

1.7 Active Atomic Operation Indication

The "AMO_active" output net port is written by the model with a code indicating any current atomic memory operation while the instruction is active. The written codes are:

0: no atomic instruction active

- 1: AMOMIN active
- 2: AMOMAX active
- 3: AMOMINU active
- 4: AMOMAXU active

- 5: AMOADD active
- 6: AMOXOR active
- 7: AMOOR active
- 8: AMOAND active
- 9: AMOSWAP active
- 10: LR active
- 11: SC active

1.8 Interrupts

The "reset" port is an active-high reset input. The processor is halted when "reset" goes high and resumes execution from the reset address specified using the "reset_address" parameter or "reset_addr" port when the signal goes low. The "mcause" register is cleared to zero.

The "nmi" port is an active-high NMI input. The processor resumes execution from the address specified using the "nmi_address" parameter or "nmi_addr" port when the NMI signal goes high. The "mcause" register is cleared to zero.

All other interrupt ports are active high. For each implemented privileged execution level, there are by default input ports for software interrupt, timer interrupt and external interrupt; for example, for Machine mode, these are called "MSWInterrupt", "MTimerInterrupt" and "MExternalInterrupt", respectively. When the N extension is implemented, ports are also present for User mode. Parameter "unimp_int_mask" allows the default behavior to be changed to exclude certain interrupt ports. The parameter value is a mask in the same format as the "mip" CSR; any interrupt corresponding to a non-zero bit in this mask will be removed from the processor and read as zero in "mip", "mie" and "mideleg" CSRs (and Supervisor and User mode equivalents if implemented).

Parameter "external_int_id" can be used to enable extra interrupt ID input ports on each hart. If the parameter is True then when an external interrupt is applied the value on the ID port is sampled and used to fill the Exception Code field in the "mcause" CSR (or the equivalent CSR for other execution levels). For Machine mode, the extra interrupt ID port is called "MExternalInterruptID".

The "deferint" port is an active-high artifact input that, when written to 1, prevents any pendingand-enabled interrupt being taken (normally, such an interrupt would be taken on the next instruction after it becomes pending-and-enabled). The purpose of this signal is to enable alignment with hardware models in step-and-compare usage.

1.9 Debug Mode

The model can be configured to implement Debug mode using parameter "debug_mode". This implements features described in Chapter 4 of the RISC-V External Debug Support specification with version specified by parameter "debug_version" (see References). Some aspects of this mode are not defined in the specification because they are implementation-specific; the model provides infrastructure to allow implementation of a Debug Module using a custom harness. Features added

are described below.

Parameter "debug_mode" can be used to specify three different behaviors, as follows:

- 1. If set to value "vector", then operations that would cause entry to Debug mode result in the processor jumping to the address specified by the "debug_address" parameter. It will execute at this address, in Debug mode, until a "dret" instruction causes return to non-Debug mode. Any exception generated during this execution will cause a jump to the address specified by the "dexc_address" parameter.
- 2. If set to value "interrupt", then operations that would cause entry to Debug mode result in the processor simulation call (e.g. opProcessorSimulate) returning, with a stop reason of OP_SR_INTERRUPT. In this usage scenario, the Debug Module is implemented in the simulation harness.
- 3. If set to value "halt", then operations that would cause entry to Debug mode result in the processor halting. Depending on the simulation environment, this might cause a return from the simulation call with a stop reason of OP_SR_HALT, or debug mode might be implemented by another platform component which then restarts the debugged processor again.

1.9.1 Debug State Entry

The specification does not define how Debug mode is implemented. In this model, Debug mode is enabled by a Boolean pseudo-register, "DM". When "DM" is True, the processor is in Debug mode. When "DM" is False, mode is defined by "mstatus" in the usual way.

Entry to Debug mode can be performed in any of these ways:

- 1. By writing True to register "DM" (e.g. using opProcessorRegWrite) followed by simulation of at least one cycle (e.g. using opProcessorSimulate), dcsr cause will be reported as trigger;
- 2. By writing a 1 then 0 to net "haltreq" (using opNetWrite) followed by simulation of at least one cycle (e.g. using opProcessorSimulate);
- 3. By writing a 1 to net "resethaltreq" (using opNetWrite) while the "reset" signal undergoes a negedge transition, followed by simulation of at least one cycle (e.g. using opProcessorSimulate);
- 4. By executing an "ebreak" instruction when Debug mode entry for the current processor mode is enabled by dcsr.ebreakm, dcsr.ebreaks or dcsr.ebreaku.

In all cases, the processor will save required state in "dpc" and "dcsr" and then perform actions described above, depending in the value of the "debug_mode" parameter.

1.9.2 Debug State Exit

Exit from Debug mode can be performed in any of these ways:

- 1. By writing False to register "DM" (e.g. using opProcessorRegWrite) followed by simulation of at least one cycle (e.g. using opProcessorSimulate);
- 2. By executing an "dret" instruction when Debug mode.

In both cases, the processor will perform the steps described in section 4.6 (Resume) of the Debug

specification.

1.9.3 Debug Registers

When Debug mode is enabled, registers "dcsr", "dpc", "dscratch0" and "dscratch1" are implemented as described in the specification. These may be manipulated externally by a Debug Module using opProcessorRegRead or opProcessorRegWrite; for example, the Debug Module could write "dcsr" to enable "ebreak" instruction behavior as described above, or read and write "dpc" to emulate stepping over an "ebreak" instruction prior to resumption from Debug mode.

1.9.4 Debug Mode Execution

The specification allows execution of code fragments in Debug mode. A Debug Module implementation can cause execution in Debug mode by the following steps:

- 1. Write the address of a Program Buffer to the program counter using opProcessorPCSet;
- 2. If "debug_mode" is set to "halt", write 0 to pseudo-register "DMStall" (to leave halted state);
- 3. If entry to Debug mode was handled by exiting the simulation callback, call opProcessorSimulate or opRootModuleSimulate to resume simulation.

Debug mode will be re-entered in these cases:

- 1. By execution of an "ebreak" instruction; or:
- 2. By execution of an instruction that causes an exception.

In both cases, the processor will either jump to the debug exception address, or return control immediately to the harness, with stopReason of OP_SR_INTERRUPT, or perform a halt, depending on the value of the "debug_mode" parameter.

1.9.5 Debug Single Step

When in Debug mode, the processor or harness can cause a single instruction to be executed on return from that mode by setting dcsr.step. After one non-Debug-mode instruction has been executed, control will be returned to the harness. The processor will remain in single-step mode until dcsr.step is cleared.

1.9.6 Debug Ports

Port "DM" is an output signal that indicates whether the processor is in Debug mode

Port "haltreq" is a rising-edge-triggered signal that triggers entry to Debug mode (see above).

Port "resethaltreq" is a level-sensitive signal that triggers entry to Debug mode after reset (see above).

1.10 Trigger Module

This model is configured with a trigger module, implementing a subset of the behavior described in Chapter 5 of the RISC-V External Debug Support specification with version specified by parameter "debug_version" (see References).

1.10.1 Trigger Module Restrictions

The model currently supports tdata1 of type 0, type 2 (mcontrol), type 3 (icount), type 4 (itrigger), type 5 (etrigger) and type 6 (mcontrol6). icount triggers are implemented for a single instruction only, with count hard-wired to 1 and automatic zeroing of mode bits when the trigger fires.

1.10.2 Trigger Module Parameters

Parameter "trigger_num" is used to specify the number of implemented triggers. In this variant, "trigger_num" is 4.

Parameter "tinfo" is used to specify the value of the read-only "tinfo" register, which indicates the trigger types supported. In this variant, "tinfo" is 0x3d.

Parameter "tinfo_undefined" is used to specify whether the "tinfo" register is undefined, in which case reads of it trap to Machine mode. In this variant, "tinfo_undefined" is 0.

Parameter "tcontrol_undefined" is used to specify whether the "tcontrol" register is undefined, in which case accesses to it trap to Machine mode. In this variant, "tcontrol_undefined" is 0.

Parameter "mcontext_undefined" is used to specify whether the "mcontext" register is undefined, in which case accesses to it trap to Machine mode. In this variant, "mcontext_undefined" is 0.

Parameter "scontext_undefined" is used to specify whether the "scontext" register is undefined, in which case accesses to it trap to Machine mode. In this variant, "scontext_undefined" is 0.

Parameter "amo_trigger" is used to specify whether load/store triggers are activated for AMO instructions. In this variant, "amo_trigger" is 0.

Parameter "no_hit" is used to specify whether the "hit" bit in tdata1 is unimplemented. In this variant, "no_hit" is 0.

Parameter "mcontext_bits" is used to specify the number of writable bits in the "mcontext" register. In this variant, "mcontext_bits" is 6.

Parameter "mvalue_bits" is used to specify the number of writable bits in the "mvalue" field in "textra32"/"textra64" registers; if zero, the "mselect" field is tied to zero. In this variant, "mvalue_bits" is 6.

Parameter "mcontrol_maskmax" is used to specify the value of field "maskmax" in the "mcontrol" register. In this variant, "mcontrol_maskmax" is 63.

1.11 Debug Mask

It is possible to enable model debug messages in various categories. This can be done statically using the "override_debugMask" parameter, or dynamically using the "debugflags" command. Enabled messages are specified using a bitmask value, as follows:

Value 0x002: enable debugging of PMP and virtual memory state;

Value 0x004: enable debugging of interrupt state.

All other bits in the debug bitmask are reserved and must not be set to non-zero values.

1.12 Integration Support

This model implements a number of non-architectural pseudo-registers and other features to facilitate integration.

1.12.1 CSR Register External Implementation

If parameter "enable_CSR_bus" is True, an artifact 16-bit bus "CSR" is enabled. Slave callbacks installed on this bus can be used to implement modified CSR behavior (use opBusSlaveNew or icmMapExternalMemory, depending on the client API). A CSR with index 0xABC is mapped on the bus at address 0xABC0; as a concrete example, implementing CSR "time" (number 0xC01) externally requires installation of callbacks at address 0xC010 on the CSR bus.

1.12.2 LR/SC Active Address

Artifact register "LRSCAddress" shows the active LR/SC lock address. The register holds all-ones if there is no LR/SC operation active or if LR/SC locking is implemented externally as described above.

1.13 Limitations

Instruction pipelines are not modeled in any way. All instructions are assumed to complete immediately. This means that instruction barrier instructions (e.g. fence.i) are treated as NOPs, with the exception of any Illegal Instruction behavior, which is modeled.

Caches and write buffers are not modeled in any way. All loads, fetches and stores complete immediately and in order, and are fully synchronous. Data barrier instructions (e.g. fence) are treated as NOPs, with the exception of any Illegal Instruction behavior, which is modeled.

Real-world timing effects are not modeled: all instructions are assumed to complete in a single cycle.

Hardware Performance Monitor registers are not implemented and hardwired to zero.

Andes-specific cache, local memory and ECC behavior is not yet implemented, except for CSR state.

Andes Performance and Code Dense instructions and associated CSR state are implemented, but the EXEC.IT instruction supports in-memory table mode using the uitb CSR only (not hardwired mode).

PMP and PMA accesses that any-byte match but do not all-byte match are broken into separate smaller accesses that follow all-byte match rules.

1.14 Verification

All instructions have been extensively tested by Imperas, using tests generated specifically for this model and also reference tests from https://github.com/riscv/riscv-tests.

Also reference tests have been used from various sources including:

https://github.com/riscv/riscv-tests

https://github.com/ucb-bar/riscv-torture

The Imperas OVPsim RISC-V models are used in the RISC-V Foundation Compliance Framework as a functional Golden Reference:

https://github.com/riscv/riscv-compliance

where the simulated model is used to provide the reference signatures for compliance testing. The Imperas OVPsim RISC-V models are used as reference in both open source and commercial instruction stream test generators for hardware design verification, for example:

http://valtrix.in/sting from Valtrix

https://github.com/google/riscv-dv from Google

The Imperas OVPsim RISC-V models are also used by commercial and open source RISC-V Core RTL developers as a reference to ensure correct functionality of their IP.

1.15 References

The Model details are based upon the following specifications:

RISC-V Instruction Set Manual, Volume I: User-Level ISA (User Architecture Version 2.2)

RISC-V Instruction Set Manual, Volume II: Privileged Architecture (Privileged Architecture Version 1.10)

- —- AndesCore_N25_DS130_V1.0 DS130-10
- AndeStar V5 Architecture and CSR Definitions (UM164-1515, 2020-05-08)

Andes-Specific Extensions

Andes processors add various custom extensions to the basic RISC-V architecture. This model implements the following:

- 1: Hardware Stack Protection (if mmsc_cfg.HSP=1);
- 2: Physical Memory Attribute Unit (if mmsc_cfg.DPMA=1).
- 3: Performance Throttling (register interface only, if mmsc_cfg.PFT=1);
- 4: CSRs for CCTL Operations (register interface only, if mmsc_cfg.CCTLCSR=1);
- 5: Performance Extension instructions (if mmsc_cfg.EV5MPE=1);
- 6: CodeDense instructions (if mmsc_cfg.ECD=1);
- 7: Half-precision load/store instructions (if mmsc_cfg.EFHW=1).
- 8: BFLOAT16 conversion instructions (if mmsc_cfg.BFLOAT16=1).
- 9: Half-precision arithmetic instructions (if mmsc_cfg.ZFH=1).
- 10: Vector INT4 load extension (if mmsc_cfg.VL4=1).

Other Andes-specific extensions are not currently modeled. The exact set of supported extensions can be configured using parameter "andesExtensions/mmsc_cfg", which overrides the default value of the mmsc_cfg register (see detailed description below).

2.1 Andes-Specific Parameters

In addition to the base model RISC-V parameters, this model implements parameters allowing Andes-specific model features to be controlled. These parameters are documented below.

2.1.1 Parameter andesExtensions/mmsc_cfg

This parameter allows the value of the read-only mmsc_cfg register to be specified. Bits that affect behavior of the model are:

bit 3 (ECD): enables CodeDense instructions and uitb CSR.

bit 4 (PFT): determines presence of mpft_ctl register and affects implemented fields in mxstatus.

bit 5 (HSP): enables HW Stack protection, relevant CSRs and affects implemented fields in mxstatus.

bit 13 (EV5PE): enables Performance Extension support.

bit 15 (PMNDS): enables Andes-enhanced Performance Monitoring.

bit 16 (CCTLCSR): enables CCTL CSRs.

bit 30 (DPMA): enables the Physical Memory Attribute Unit and relevant CSRs.

bit 32 (BF16CVT): enables BFLOAT16 conversion extension.

bit 33 (ZFH): enables FP16 half-precision extension.

bit 34 (VL4): enables vector INT4 load extension.

Other bits can be set or cleared but do not affect model behavior.

Example: -override iss/cpu0/andesExtensions/mmsc_cfg=0x2028

2.1.2 Parameter andesExtensions/micm_cfg

This parameter allows the value of the read-only micm_cfg register to be specified. Bits that affect behavior of the model are:

bits 8:6 (ISZ): enables mcache_ctl CSR if non-zero.

bits 14:12 (ILMB): enables milmb CSR if non-zero.

Other bits can be set or cleared but do not affect model behavior, except that if any bit is non zero then IME/PIME bits in mxstatus are modeled.

Example: -override iss/cpu0/andesExtensions/micm_cfg=0

2.1.3 Parameter andesExtensions/mdcm_cfg

This parameter allows the value of the read-only mdcm_cfg register to be specified. Bits that affect behavior of the model are:

bits 8:6 (DSZ): enables mcache_ctl CSR if non-zero.

bits 14:12 (DLMB): enables mdlmb CSR if non-zero.

Other bits can be set or cleared but do not affect model behavior, except that if any bit is non zero then DME/DIME bits in mxstatus are modeled.

Example: -override iss/cpu0/andesExtensions/mdcm_cfg=0

2.1.4 Parameter andesExtensions/uitb

This parameter allows the value of the uitb register to be specified.

Example: -override iss/cpu0/andesExtensions/uitb=0

2.1.5 Parameter andesExtensions/milmb

This parameter allows the value of the milmb register to be specified.

Example: -override iss/cpu0/andesExtensions/milmb=0

2.1.6 Parameter andesExtensions/milmbMask

This parameter allows the mask of writable bits in the milmb register to be specified. The default value for this variant is 0xe (RWECC and ECCEN are writable, all other bits are read-only).

Example: -override iss/cpu0/andesExtensions/milmbMask=0xe

2.1.7 Parameter andesExtensions/mdlmb

This parameter allows the value of the mdlmb register to be specified.

Example: -override iss/cpu0/andesExtensions/mdlmb=0

2.1.8 Parameter andesExtensions/mdlmbMask

This parameter allows the mask of writable bits in the mdlmb register to be specified. The default value for this variant is 0xe (RWECC and ECCEN are writable, all other bits are read-only).

Example: -override iss/cpu0/andesExtensions/mdlmbMask=0xe

2.1.9 Parameter andesExtensions/PMA_grain

This parameter allows the grain size of Physical Memory Attribute regions to be specified. The default value for this variant is 0, meaning that PMA regions as small as 4 bytes are implemented.

Example: -override iss/cpu0/andesExtensions/PMA_grain=16

2.2 Hardware Stack Protection

Hardware Stack Protection is present on this variant (mmsc_cfg.HSP=1). Registers mhsp_ctl, msp_bound and msp_base are implemented.

2.3 Physical Memory Attribute Unit

The Physical Memory Attribute Unit is not present on this variant (mmsc_cfg.DPMA=0).

2.4 Performance Throttling

Performance Throttling registers are present on this variant (mmsc_cfg.PFT=1). Register mpft_ctl is present but has no behavior except for the effects on mxstatus, which are modeled.

2.5 Andes-Enhanced Performance Monitoring

Andes-Enhanced Performance Monitoring is present on this variant (mmsc_cfg.PMNDS=1).

2.6 CSRs for CCTL Operations

CSRs for CCTL Operation are not present on this variant (mmsc_cfg.CCTLCSR=0).

2.7 Andes-Specific Instructions

This section describes Andes-specific instructions implemented by this variant. Refer to Andes reference documentation for more information.

2.7.1 Performance Extension Instructions

2.7.1.1 ADDIGP

31	30	21	2	0	19	17	16	15
imm[17]		imm[10:1]	imm	n[11]	imm[14:12	:]	imm[16:15]	
14		13	12	11	7	6		0
imm[0]		01			Rd	C	Custom0 0001011	L

Add the content of the implied GP (x3) register with a signed constant.

2.7.1.2 BBC

	31		30	29	25	24	20	19	15
	imm[10]		0	imm	[9:5]	cimm[4:0]]	Rs1
14		12	11	8		7	6		0
	111		imm[4:	1]		0	C	ustom2	1011011

Branch on bit is clear/zero.

2.7.1.3 BBS

31		30		29	25	24	20) 19		15
imm[10])]	1		$_{ m imm}$	[9:5]	cim	m[4:0]		Rs1	
14	12	11		8		7	6			0
11	1		imm[4:1	.]		0		Custo	$m2\ 101101$.1

Branch on bit is set/non-zero.

2.7.1.4 BEQC

31		30	29	25	24	20	19	15
imm[10]		cimm[6]	imm	[9:5]	cimm[4:	[0]		Rs1
14	12	11	8		7	6		0
101		imm[4:	1]	ci	mm[5]	C	ustom 2	1011011

Branch on equal to a constant.

2.7.1.5 BNEC

	31		30	29	25	24	20	19	15
i	mm[10]		cimm[6]	imm	[9:5]	$\operatorname{cimm}[4:0]$		Rs	s1
14		12	11	8		7	6		0
	110	$\operatorname{imm}[4:$	1]	ci	mm[5]	C	ustom2 10	11011	

Branch on not-equal to a constant.

2.7.1.6 BFOS

31	30	26	25	24	20	19	15	14	12	11	7	6	0
0	msb[4:0]	0	lsb[4	4:0]	Rs	s1	01	1	Ro	1	Custo	0m 2
												10110	011

Sign-extended bit-field extract or insert operation.

2.7.1.7 BFOZ

31	30 26	25	24 20	19 15	14 12	11 7	6 0
0	msb[4:0]	0	lsb[4:0]	Rs1	010	Rd	Custom2
							1011011

Zero-extended bit-field extract or insert operation.

2.7.1.8 LEA.h

31 25	24	20	19	15	14		12	11		7	6	0
0000101		Rs2		Rs1		000			Rd		Cus	stom2
											10	11011

Add a base register with a half-word-aligned offset from an offset register.

2.7.1.9 LEA.w

31	25	24	20	19	15	14	12	1 1	1	7	6	0
000	0110	R	ts2		Rs1		000		Rd		Cu	stom2
											10	11011

Add a base register with a word-aligned offset from an offset register.

2.7.1.10 LEA.d

31	25	24	20	19	15	14		12	11		7	6	0
0000111			Rs2		Rs1		000			Rd		Cus	stom2
												101	.1011

Add a base register with a double-word-aligned offset from an offset register.

2.7.1.11 LBGP

31	30	0 21		0		19	17	16	15
imm[17]	imm[10:1]		imm	[11]		imm[14:12]		imm[16:15]	5]
14	13	13		11		7	6		0
imm[0]		00			Rd		С	ustom0 00010	11

Load a sign-extended 8-bit byte from memory into a general register.

2.7.1.12 LBUGP

31	30	21	2	0	19		17	16	15
imm[17]	imm[imm[10:1]		n[11]	imm	1[14:12]		imm[1	6:15]
14	13		12	11		7	6		0
imm[0]		10			Rd		С	ustom0 00	01011

Load a zero-extended 8-bit byte from memory into a general register.

2.7.1.13 LHGP

	31	30	21		20		19	17
	imm[17]	imm[10:1]			imm[11]		imm[14:	12]
16	15	14	12	11		7	6	0
	imm[16:15]	001			Rd		Custom1 01	101011

Load a sign-extended 16-bit half-word from memory into a general register.

2.7.1.14 LHUGP

	31	30		21		20		19	17
	imm[17]		imm[10:1]			imm[11]		imm[14:12]	
16	15	14		12	11		7	6	0
	imm[16:15]		101			Rd		Custom1 0101	011

Load a zero-extended 16-bit half-word from memory into a general register.

2.7.1.15 LWGP

31	30	30 22		21		20		19	17
imm[18]	imm[10:2]		imm	[17]	imm[1	1]	imm	[14:12]
16	15	14		12	11		7 6		0
imm	[16:15]		010			Rd	(Custom1 0	101011

Load a sign-extended 32-bit word from memory into a general register.

2.7.1.16 SBGP

31	30	25	24	20	19 17	16 15
imm[17]	imm[10:5]		Rs2		imm[14:12]	imm[16:15]
14	13	12	11	8	7	6 0
imm[0]	11		imm[4:1]		imm[11]	Custom0
						0001011

Store an 8-bit byte from a general register into a memory location.

2.7.1.17 SHGP

	31	30		25	24	20	19		17	16	15
i	mm[17]		imm[10:5]		Rs	s2	imm	[14:12]		imm[16:15]	5]
14		12	11		8		7		6		0
	000		imı	m[4:	1]	ir	nm[11]		С	ustom1 010101	11

Store a 16-bit half-word from a general register into a memory location.

2.7.1.18 SWGP

	31		30	25	24 20	19 17	16 15
	imm[18]		imm[10:5]	Rs2	imm[14:12]	imm[16:15]
14		12	11	9	8	7	6 0
	100		imm[4:2]		imm[17]	imm[11]	Custom1
							0101011

Store a 32-bit word from a general register into a memory location.

2.7.1.19 FFB

31 25	24	20	19	15	14	12	11	7	6	0
0010000	R	2s2	R	s1		000		Rd		Custom2
										1011011

Find the first byte in a first register that matches a value in a second register.

2.7.1.20 FFZMISM

31	25	24	20	19	15	14		12	11		7	6	0	
001	0001		s2	F	Rs1		000			Rd		Cı	1stom2	٦
												10	11011	

Find the first byte in a register that is zero or fails a corresponding byte comparison.

2.7.1.21 FFMISM

31	25	24	20	19	15	14		12	11		7	6	0
00	10010	I	Rs2		Rs1		000			Rd		Cu	stom2
												10	11011

Find the first byte in a register that fails a corresponding byte comparison.

2.7.1.22 FLMISM

31	25	24	20	19	15	14		12	11		7	6	0
0010	011	R	ts2	R	s1		000			Rd		Cust	om2
												1011	011

Find the last byte in a register that fails a corresponding byte comparison.

2.7.2 CodeDense Instructions

2.7.2.1 EXEC.IT

	15	13	12	9	8	7	6	2	1		0
ſ	100)	imm[10	0 4:3 8	imm[11]	0	imm[7]	:6 2 9 5]		00	

Execute an instruction fetched from the instruction table.

2.7.2.2 EX9.IT

15	13	12	9	8	7	6	2	1		0
1	.00	imm[10	0 4:3 8]		00	imm[7]	:6 2 9 5]		00	

Execute an instruction fetched from the instruction table.

Configuration

3.1 Location

This model's VLNV is and es. ovpworld.org/processor/riscv/1.0.

The model source is usually at:

\$IMPERAS_HOME/ImperasLib/source/andes.ovpworld.org/processor/riscv/1.0

The model binary is usually at:

\$IMPERAS_HOME/lib/\$IMPERAS_ARCH/ImperasLib/andes.ovpworld.org/processor/riscv/1.0

3.2 GDB Path

The default GDB for this model is: \$IMPERAS_HOME/lib/\$IMPERAS_ARCH/gdb/riscv-none-embed-gdb.

3.3 Semi-Host Library

The default semi-host library file is riscv.ovpworld.org/semihosting/pk/1.0

3.4 Processor Endian-ness

This is a LITTLE endian model.

3.5 QuantumLeap Support

This processor is qualified to run in a QuantumLeap enabled simulator.

3.6 Processor ELF code

The ELF code supported by this model is: 0xf3.

All Variants in this model

This model has these variants

Variant	Description
N25	(described in this document)
NX25	
N25F	
NX25F	
A25	
AX25	
A25F	
AX25F	

Table 4.1: All Variants in this model

Bus Master Ports

This model has these bus master ports.

Name	min	max	Connect?	Description
INSTRUCTION	32	34	mandatory	Instruction bus
DATA	32	34	optional	Data bus

Table 5.1: Bus Master Ports

Bus Slave Ports

This model has no bus slave ports.

Net Ports

This model has these net ports.

Name	Type	Connect?	Description
reset	input	optional	Reset
reset_addr	input	optional	externally-applied reset address
nmi	input	optional	NMI
nmi_addr	input	optional	externally-applied NMI address
MSWInterrupt	input	optional	Machine software interrupt
MTimerInterrupt	input	optional	Machine timer interrupt
MExternalInterrupt	input	optional	Machine external interrupt
irq_ack_o	output	optional	interrupt acknowledge (pulse)
irq_id_o	output	optional	acknowledged interrupt id (valid during
			irq_ack_o pulse)
sec_lvl_o	output	optional	current privilege level
LR_address	output	optional	Port written with effective address for LR
			instruction
SC_address	output	optional	Port written with effective address for SC
			instruction
SC_valid	input	optional	SC_address valid input signal
AMO_active	output	optional	Port written with code indicating active
			AMO
deferint	input	optional	Artifact signal causing interrupts to be
			held off when high

Table 7.1: Net Ports

FIFO Ports

This model has no FIFO ports.

Formal Parameters

Name	Type	Description
Fundamental		
variant	Enumeration	Selects variant (either a generic UISA or a specific model)
user_version	Enumeration	Specify required User Architecture version (2.2, 2.3 or 20190305)
priv_version	Enumeration	Specify required Privileged Architecture version (1.10, 1.11, 20190405 or
		master)
endian	Endian	Model endian
endianFixed	Boolean	Specify that data endianness is fixed (mstatus.{MBE,SBE,UBE} fields are
		read-only)
misa_MXL	Uns32	Override default value of misa.MXL
misa_Extensions	Uns32	Override default value of misa. Extensions
add_Extensions	String	Add extensions specified by letters to misa. Extensions (for example, specify "VD" to add V and D features)
misa_Extensions_mask	Uns32	Override mask of writable bits in misa. Extensions
add_Extensions_mask	String	Add extensions specified by letters to mask of writable bits in
		misa.Extensions (for example, specify "VD" to add V and D features)
Debug		
debug_version	Enumeration	Specify required Debug Architecture version (0.13.2-DRAFT or 0.14.0-
		DRAFT)
debug_mode	Enumeration	Specify how Debug mode is implemented (none, vector, interrupt or halt)
Simulation_Artifact		
verbose	Boolean	Specify verbose output messages
enable_CSR_bus	Boolean	Add artifact CSR bus port, allowing CSR registers to be externally imple-
		mented
CSR_remap	String	Comma-separated list of CSR number mappings, each of the form <csr-< td=""></csr-<>
		Name>= <number></number>
Memory		
unaligned	Boolean	Specify whether the processor supports unaligned memory accesses
unalignedAMO	Boolean	Specify whether the processor supports unaligned memory accesses for AMO
	** 00	instructions
lr_sc_grain	Uns32	Specify byte granularity of ll/sc lock region (constrained to a power of two)
PMP_grain	Uns32	Specify PMP region granularity, G $(0 =>4 \text{ bytes}, 1 =>8 \text{ bytes}, \text{ etc})$
PMP_registers	Uns32	Specify the number of implemented PMP address registers
PMP_max_page	Uns32	Specify the maximum size of PMP region to map if non-zero (may improve
DMD decomposition	Boolean	performance; constrained to a power of two)
PMP_decompose	Doolean	Whether unaligned PMP accesses are decomposed into separate aligned accesses
Instruction_CSR_Behavior		cesses
wfi_is_nop	Boolean	Specify whether WFI should be treated as a NOP (if not, halt while waiting
wii_is_iiop	Boolean	for interrupts)
		τοι πιωτιαρώ)

counteren_mask	Uns32	Specify hardware-enforced mask of writable bits in mcounteren/scounteren
counteren_mask	Ulisaz	registers
noinhibit_mask	Uns32	Specify hardware-enforced mask of always-zero bits in mcountinhibit register
cycle_undefined	Boolean	Specify that the cycle CSR is undefined (reads to it are emulated by a
		Machine mode trap)
time_undefined	Boolean	Specify that the time CSR is undefined (reads to it are emulated by a Ma-
		chine mode trap)
instret_undefined	Boolean	Specify that the instret CSR is undefined (reads to it are emulated by a
		Machine mode trap)
Interrupts_Exceptions		
mtvec_is_ro	Boolean	Specify whether mtvec CSR is read-only
tvec_align	Uns32	Specify hardware-enforced alignment of mtvec/stvec/utvec when Vectored
		interrupt mode enabled
ecode_mask	Uns64	Specify hardware-enforced mask of writable bits in xcause.ExceptionCode
ecode_nmi	Uns64	Specify xcause.ExceptionCode for NMI
tval_zero	Boolean	Specify whether mtval/stval/utval are hard wired to zero
tval_zero_ebreak	Boolean	Specify whether mtval/stval/utval are set to zero by an ebreak
tval_ii_code	Boolean	Specify whether mtval/stval contain faulting instruction bits on illegal in-
		struction exception
xret_preserves_lr	Boolean	Whether an xRET instruction preserves the value of LR
$reset_address$	Uns64	Override reset vector address
nmi_address	Uns64	Override NMI vector address
local_int_num	Uns32	Specify number of supplemental local interrupts
$unimp_int_mask$	Uns64	Specify mask of unimplemented interrupts (e.g. 1<<9 indicates Supervisor
		external interrupt unimplemented)
force_mideleg	Uns64	Specify mask of interrupts always delegated to lower-priority execution level
		from Machine execution level
no_ideleg	Uns64	Specify mask of interrupts that cannot be delegated to lower-priority execu-
	***	tion levels
no_edeleg	Uns64	Specify mask of exceptions that cannot be delegated to lower-priority exe-
external_int_id	Boolean	cution levels Whether to add nets allowing External Interrupt ID codes to be forced
CSR_Masks	Doolean	Whether to add hets allowing External Interrupt 1D codes to be forced
mtvec_mask	Uns64	Specify hardware-enforced mask of writable bits in mtvec register
Trigger	011804	Specify nardware-emorced mask of writable bits in intrec register
tinfo_undefined	Boolean	Specify that the tinfo CSR is undefined
tcontrol_undefined	Boolean	Specify that the timo CSR is undefined Specify that the tcontrol CSR is undefined
mcontext_undefined	Boolean	Specify that the teoleror CSR is undefined Specify that the mecontext CSR is undefined
scontext_undefined	Boolean	Specify that the inconcext CSR is undefined
mscontext_undefined	Boolean	Specify that the scontext CSR is undefined (Debug Version 0.14.0 and
msconcext_undermed	Boolean	later)
amo_trigger	Boolean	Specify whether AMO load/store operations activate triggers
no_hit	Boolean	Specify that tdata1.hit is unimplemented
trigger_num	Uns32	Specify the number of implemented hardware triggers
tinfo	Uns32	Override tinfo register (for all triggers)
mcontext_bits	Uns32	Specify the number of implemented bits in mcontext
mvalue_bits	Uns32	Specify the number of implemented bits in textra.mvalue (if zero, tex-
	3.202	tra.mselect is tied to zero)
mcontrol_maskmax	Uns32	Specify mcontrol.maskmax value
CSR_Defauts		
mvendorid	Uns64	Override mvendorid register
marchid	Uns64	Override marchid register
mimpid	Uns64	Override mimpid register
mhartid	Uns64	Override mhartid register (or first mhartid of an incrementing sequence if
		this is an SMP variant)
mtvec	Uns64	Override mtvec register

Fast_Interrupt		
CLICLEVELS	Uns32	Specify number of interrupt levels implemented by CLIC, or 0 if CLIC absent

Table 9.1: Parameters that can be set in: Hart

9.1 Extension Parameters

Name	Type	Description
PMA_grain	Uns32	Specify PMA region granularity, G $(0 => 4 \text{ bytes}, 1 => 8 \text{ bytes}, \text{ etc})$
milmb	Uns64	Override milmb register
mdlmb	Uns64	Override mdlmb register
mmsc_cfg	Uns64	Override mmsc_cfg register
micm_cfg	Uns64	Override micm_cfg register
mdcm_cfg	Uns64	Override mdcm_cfg register
uitb	Uns64	Override uitb register
milmbMask	Uns64	Override milmb register writable bit mask
mdlmbMask	Uns64	Override mdlmb register writable bit mask

Table 9.2: Parameters for andesExtensions

9.2 Parameters with enumerated types

9.2.1 Parameter user_version

Set to this value	Description
2.2	User Architecture Version 2.2
2.3	Deprecated and equivalent to 20190305
20190305	User Architecture Version 20190305-Base-Ratification

Table 9.3: Values for Parameter user_version

9.2.2 Parameter priv_version

Set to this value	Description				
1.10	Privileged Architecture Version 1.10				
1.11	Deprecated and equivalent to 20190405				
20190405	Privileged Architecture Version 20190405-Priv-MSU-Ratification				
master	Privileged Architecture Master Branch (1.12 draft)				

Table 9.4: Values for Parameter priv_version

9.2.3 Parameter debug_version

Set to this value	Description
0.13.2-DRAFT	RISC-V External Debug Support Version 0.13.2-DRAFT
0.14.0-DRAFT	RISC-V External Debug Support Version 0.14.0-DRAFT

Table 9.5: Values for Parameter debug_version

9.2.4 Parameter debug_mode

Set to this value	Description
none	Debug mode not implemented
vector	Debug mode implemented by execution at vector
interrupt	Debug mode implemented by interrupt
halt	Debug mode implemented by halt

Table 9.6: Values for Parameter debug_mode

Execution Modes

Mode	Code	Description					
User	0	User mode					
Machine	3	Machine mode					

Table 10.1: Modes implemented in: Hart

Exceptions

Exception	Code	Description
InstructionAddressMisaligned	0	Fetch from unaligned address
InstructionAccessFault	1	No access permission for fetch
IllegalInstruction	2	Undecoded, unimplemented or disabled instruc-
		tion
Breakpoint	3	EBREAK instruction executed
LoadAddressMisaligned	4	Load from unaligned address
LoadAccessFault	5	No access permission for load
StoreAMOAddressMisaligned	6	Store/atomic memory operation at unaligned address
StoreAMOAccessFault	7	No access permission for store/atomic memory
		operation
EnvironmentCallFromUMode	8	ECALL instruction executed in User mode
EnvironmentCallFromMMode	11	ECALL instruction executed in Machine mode
InstructionPageFault	12	Page fault at fetch address
LoadPageFault	13	Page fault at load address
StoreAMOPageFault	15	Page fault at store/atomic memory operation
		address
HSP_OVF	32	Stack overflow
HSP_UDF	33	Stack underflow
MSWInterrupt	67	Machine software interrupt
MTimerInterrupt	71	Machine timer interrupt
MExternalInterrupt	75	Machine external interrupt

Table 11.1: Exceptions implemented in: Hart

Hierarchy of the model

A CPU core may be configured to instance many processors of a Symmetrical Multi Processor (SMP). A CPU core may also have sub elements within a processor, for example hardware threading blocks.

OVP processor models can be written to include SMP blocks and to have many levels of hierarchy. Some OVP CPU models may have a fixed hierarchy, and some may be configured by settings in a configuration register. Please see the register definitions of this model.

This model documentation shows the settings and hierarchy of the default settings for this model variant.

12.1 Level 1: Hart

This level in the model hierarchy has 2 commands.

This level in the model hierarchy has 4 register groups:

Group name	Registers
Core	33
User_Control_and_Status	65
Machine_Control_and_Status	149
Integration_support	2

Table 12.1: Register groups

This level in the model hierarchy has no children.

Model Commands

A Processor model can implement one or more **Model Commands** available to be invoked from the simulator command line, from the OP API or from the Imperas Multiprocessor Debugger.

13.1 Level 1: Hart

13.1.1 isync

specify instruction address range for synchronous execution

Argument	Type	Description			
-addresshi	Uns64	end address of synchronous execution range			
-addresslo	Uns64	start address of synchronous execution range			

Table 13.1: isync command arguments

13.1.2 itrace

enable or disable instruction tracing

Argument	Type	Description
-after	Uns64	apply after this many instructions
-enable	Boolean	enable instruction tracing
-instructioncount	Boolean	include the instruction number in each trace
-off	Boolean	disable instruction tracing
-on	Boolean	enable instruction tracing
-registerchange	Boolean	show registers changed by this instruction
-registers	Boolean	show registers after each trace

Table 13.2: itrace command arguments

Registers

14.1 Level 1: Hart

14.1.1 Core

Registers at level:1, type:Hart group:Core

Name	Bits	Initial-Hex	RW	Description
zero	32	0	r-	
ra	32	0	rw	
sp	32	0	rw	stack pointer
gp	32	0	rw	
tp	32	0	rw	
t0	32	0	rw	
t1	32	0	rw	
t2	32	0	rw	
s0	32	0	rw	
s1	32	0	rw	
a0	32	0	rw	
a1	32	0	rw	
a2	32	0	rw	
a3	32	0	rw	
a4	32	0	rw	
a5	32	0	rw	
a6	32	0	rw	
a7	32	0	rw	
s2	32	0	rw	
s3	32	0	rw	
s4	32	0	rw	
s5	32	0	rw	
s6	32	0	rw	
s7	32	0	rw	
s8	32	0	rw	
s9	32	0	rw	
s10	32	0	rw	
s11	32	0	rw	
t3	32	0	rw	
t4	32	0	rw	
t5	32	0	rw	
t6	32	0	rw	
pc	32	0	rw	program counter

Table 14.1: Registers at level 1, type:Hart group:Core

14.1.2 User_Control_and_Status

Registers at level:1, type:Hart group:User_Control_and_Status

Name	Bits	Initial-Hex	RW	Description
uitb*	32	0	rw	Instruction Table Base Address
cycle*	32	0	rw	Cycle Counter
time*	32	0	r-	Timer
instret*	32	0	rw	Instructions Retired
hpmcounter3*	32	0	rw	Performance Monitor Counter
hpmcounter4*	32	0	rw	Performance Monitor Counter
hpmcounter5*	32	0	rw	Performance Monitor Counter
hpmcounter6*	32	0	rw	Performance Monitor Counter
hpmcounter7	32	0	r-	Performance Monitor Counter 7
hpmcounter8	32	0	r-	Performance Monitor Counter 8
hpmcounter9	32	0	r-	Performance Monitor Counter 9
hpmcounter10	32	0	r-	Performance Monitor Counter 10
hpmcounter11	32	0	r-	Performance Monitor Counter 11
hpmcounter12	32	0	r-	Performance Monitor Counter 12
hpmcounter13	32	0	r-	Performance Monitor Counter 13
hpmcounter14	32	0	r-	Performance Monitor Counter 14
hpmcounter15	32	0	r-	Performance Monitor Counter 15
hpmcounter16	32	0	r-	Performance Monitor Counter 16
hpmcounter17	32	0	r-	Performance Monitor Counter 17
hpmcounter18	32	0	r-	Performance Monitor Counter 18
hpmcounter19	32	0	r-	Performance Monitor Counter 19
hpmcounter20	32	0	r-	Performance Monitor Counter 20
hpmcounter21	32	0	r-	Performance Monitor Counter 21
hpmcounter22	32	0	r-	Performance Monitor Counter 22
hpmcounter23	32	0	r-	Performance Monitor Counter 23
hpmcounter24	32	0	r-	Performance Monitor Counter 24
hpmcounter25	32	0	r-	Performance Monitor Counter 25
hpmcounter26	32	0	r-	Performance Monitor Counter 26
hpmcounter27	32	0	r-	Performance Monitor Counter 27
hpmcounter28	32	0	r-	Performance Monitor Counter 28
hpmcounter29	32	0	r-	Performance Monitor Counter 29
hpmcounter30	32	0	r-	Performance Monitor Counter 30
hpmcounter31	32	0	r-	Performance Monitor Counter 31
cycleh*	32	0	rw	Cycle Counter High
timeh*	32	0	r-	Timer High
instreth*	32	0	rw	Instructions Retired High
hpmcounterh3*	32	0	rw	Performance Monitor High
hpmcounterh4*	32	0	rw	Performance Monitor High
hpmcounterh5*	32	0	rw	Performance Monitor High
hpmcounterh6*	32	0	rw	Performance Monitor High
hpmcounterh7	32	0	r-	Performance Monitor High 7
hpmcounterh8	32	0	r-	Performance Monitor High 8
hpmcounterh9	32	0	r-	Performance Monitor High 9
hpmcounterh10	32	0	r-	Performance Monitor High 10
hpmcounterh11	32	0	r-	Performance Monitor High 11
hpmcounterh12	32	0	r-	Performance Monitor High 12
hpmcounterh13	32	0	r-	Performance Monitor High 13
hpmcounterh14	32	0	r-	Performance Monitor High 14

hpmcounterh15 32 0 r- Performance Monitor High 15 hpmcounterh16 32 0 r- Performance Monitor High 16 hpmcounterh17 32 0 r- Performance Monitor High 17 hpmcounterh18 32 0 r- Performance Monitor High 18 hpmcounterh19 32 0 r- Performance Monitor High 19 hpmcounterh20 32 0 r- Performance Monitor High 20 hpmcounterh21 32 0 r- Performance Monitor High 21 hpmcounterh22 32 0 r- Performance Monitor High 22 hpmcounterh23 32 0 r- Performance Monitor High 23 hpmcounterh24 32 0 r- Performance Monitor High 24 hpmcounterh25 32 0 r- Performance Monitor High 25 hpmcounterh26 32 0 r- Performance Monitor High 26 hpmcounterh27 32 0 r- Performance Monitor High 27 hpmcounterh28 32 0 r- Performance Monitor High 27 hpmcounterh29 32 0 r- Performance Monitor High 28 hpmcounterh29 32 0 r- Performance Monitor High 29 hpmcounterh30 32 0 r- Performance Monitor High 30 hpmcounterh31 32 0 r- Performance Monitor High 31					
hpmcounterh17 32 0 r- Performance Monitor High 17 hpmcounterh18 32 0 r- Performance Monitor High 18 hpmcounterh19 32 0 r- Performance Monitor High 19 hpmcounterh20 32 0 r- Performance Monitor High 20 hpmcounterh21 32 0 r- Performance Monitor High 21 hpmcounterh22 32 0 r- Performance Monitor High 22 hpmcounterh23 32 0 r- Performance Monitor High 23 hpmcounterh24 32 0 r- Performance Monitor High 24 hpmcounterh25 32 0 r- Performance Monitor High 25 hpmcounterh26 32 0 r- Performance Monitor High 26 hpmcounterh27 32 0 r- Performance Monitor High 27 hpmcounterh28 32 0 r- Performance Monitor High 28 hpmcounterh29 32 0 r- Performance Monitor High 28 hpmcounterh29 32 0 r- Performance Monitor High 29 hpmcounterh30 32 0 r- Performance Monitor High 29 hpmcounterh30 32 0 r- Performance Monitor High 29 hpmcounterh30 32 0 r- Performance Monitor High 30	hpmcounterh15	32	0	r-	Performance Monitor High 15
hpmcounterh18 32 0 r- Performance Monitor High 18 hpmcounterh19 32 0 r- Performance Monitor High 19 hpmcounterh20 32 0 r- Performance Monitor High 20 hpmcounterh21 32 0 r- Performance Monitor High 21 hpmcounterh22 32 0 r- Performance Monitor High 22 hpmcounterh23 32 0 r- Performance Monitor High 23 hpmcounterh24 32 0 r- Performance Monitor High 24 hpmcounterh25 32 0 r- Performance Monitor High 25 hpmcounterh26 32 0 r- Performance Monitor High 26 hpmcounterh27 32 0 r- Performance Monitor High 27 hpmcounterh28 32 0 r- Performance Monitor High 28 hpmcounterh29 32 0 r- Performance Monitor High 29 hpmcounterh30 32 0 r- Performance Monitor High 29 hpmcounterh30 32 0 r- Performance Monitor High 30	hpmcounterh16	32	0	r-	Performance Monitor High 16
hpmcounterh19 32 0 r- Performance Monitor High 19 hpmcounterh20 32 0 r- Performance Monitor High 20 hpmcounterh21 32 0 r- Performance Monitor High 21 hpmcounterh22 32 0 r- Performance Monitor High 22 hpmcounterh23 32 0 r- Performance Monitor High 23 hpmcounterh24 32 0 r- Performance Monitor High 24 hpmcounterh25 32 0 r- Performance Monitor High 25 hpmcounterh26 32 0 r- Performance Monitor High 26 hpmcounterh27 32 0 r- Performance Monitor High 27 hpmcounterh28 32 0 r- Performance Monitor High 28 hpmcounterh29 32 0 r- Performance Monitor High 29 hpmcounterh30 32 0 r- Performance Monitor High 30	hpmcounterh17	32	0	r-	Performance Monitor High 17
hpmcounterh20 32 0 r- Performance Monitor High 20 hpmcounterh21 32 0 r- Performance Monitor High 21 hpmcounterh22 32 0 r- Performance Monitor High 22 hpmcounterh23 32 0 r- Performance Monitor High 23 hpmcounterh24 32 0 r- Performance Monitor High 24 hpmcounterh25 32 0 r- Performance Monitor High 25 hpmcounterh26 32 0 r- Performance Monitor High 26 hpmcounterh27 32 0 r- Performance Monitor High 27 hpmcounterh28 32 0 r- Performance Monitor High 28 hpmcounterh29 32 0 r- Performance Monitor High 29 hpmcounterh30 32 0 r- Performance Monitor High 30	hpmcounterh18	32	0	r-	Performance Monitor High 18
hpmcounterh21 32 0 r- Performance Monitor High 21 hpmcounterh22 32 0 r- Performance Monitor High 22 hpmcounterh23 32 0 r- Performance Monitor High 23 hpmcounterh24 32 0 r- Performance Monitor High 24 hpmcounterh25 32 0 r- Performance Monitor High 25 hpmcounterh26 32 0 r- Performance Monitor High 26 hpmcounterh27 32 0 r- Performance Monitor High 27 hpmcounterh28 32 0 r- Performance Monitor High 28 hpmcounterh29 32 0 r- Performance Monitor High 29 hpmcounterh30 32 0 r- Performance Monitor High 30	hpmcounterh19	32	0	r-	Performance Monitor High 19
hpmcounterh22 32 0 r- Performance Monitor High 22 hpmcounterh23 32 0 r- Performance Monitor High 23 hpmcounterh24 32 0 r- Performance Monitor High 24 hpmcounterh25 32 0 r- Performance Monitor High 25 hpmcounterh26 32 0 r- Performance Monitor High 26 hpmcounterh27 32 0 r- Performance Monitor High 27 hpmcounterh28 32 0 r- Performance Monitor High 28 hpmcounterh29 32 0 r- Performance Monitor High 29 hpmcounterh30 32 0 r- Performance Monitor High 30	hpmcounterh20	32	0	r-	Performance Monitor High 20
hpmcounterh23 32 0 r- Performance Monitor High 23 hpmcounterh24 32 0 r- Performance Monitor High 24 hpmcounterh25 32 0 r- Performance Monitor High 25 hpmcounterh26 32 0 r- Performance Monitor High 26 hpmcounterh27 32 0 r- Performance Monitor High 27 hpmcounterh28 32 0 r- Performance Monitor High 28 hpmcounterh29 32 0 r- Performance Monitor High 29 hpmcounterh30 32 0 r- Performance Monitor High 30	hpmcounterh21	32	0	r-	Performance Monitor High 21
hpmcounterh24 32 0 r- Performance Monitor High 24 hpmcounterh25 32 0 r- Performance Monitor High 25 hpmcounterh26 32 0 r- Performance Monitor High 26 hpmcounterh27 32 0 r- Performance Monitor High 27 hpmcounterh28 32 0 r- Performance Monitor High 28 hpmcounterh29 32 0 r- Performance Monitor High 29 hpmcounterh30 32 0 r- Performance Monitor High 30	hpmcounterh22	32	0	r-	Performance Monitor High 22
hpmcounterh25 32 0 r- Performance Monitor High 25 hpmcounterh26 32 0 r- Performance Monitor High 26 hpmcounterh27 32 0 r- Performance Monitor High 27 hpmcounterh28 32 0 r- Performance Monitor High 28 hpmcounterh29 32 0 r- Performance Monitor High 29 hpmcounterh30 32 0 r- Performance Monitor High 30	hpmcounterh23	32	0	r-	Performance Monitor High 23
hpmcounterh26 32 0 r- Performance Monitor High 26 hpmcounterh27 32 0 r- Performance Monitor High 27 hpmcounterh28 32 0 r- Performance Monitor High 28 hpmcounterh29 32 0 r- Performance Monitor High 29 hpmcounterh30 32 0 r- Performance Monitor High 30	hpmcounterh24	32	0	r-	Performance Monitor High 24
hpmcounterh27 32 0 r- Performance Monitor High 27 hpmcounterh28 32 0 r- Performance Monitor High 28 hpmcounterh29 32 0 r- Performance Monitor High 29 hpmcounterh30 32 0 r- Performance Monitor High 30	hpmcounterh25	32	0	r-	Performance Monitor High 25
hpmcounterh28 32 0 r- Performance Monitor High 28 hpmcounterh29 32 0 r- Performance Monitor High 29 hpmcounterh30 32 0 r- Performance Monitor High 30	hpmcounterh26	32	0	r-	Performance Monitor High 26
hpmcounterh29 32 0 r- Performance Monitor High 29 hpmcounterh30 32 0 r- Performance Monitor High 30	hpmcounterh27	32	0	r-	Performance Monitor High 27
hpmcounterh30 32 0 r- Performance Monitor High 30	hpmcounterh28	32	0	r-	Performance Monitor High 28
	hpmcounterh29	32	0	r-	Performance Monitor High 29
hpmcounterh31 32 0 r- Performance Monitor High 31	hpmcounterh30	32	0	r-	Performance Monitor High 30
	hpmcounterh31	32	0	r-	Performance Monitor High 31

Table 14.2: Registers at level 1, type:Hart group:User_Control_and_Status

14.1.3 Machine_Control_and_Status

Registers at level:1, type:Hart group:Machine_Control_and_Status

Name	Bits	Initial-Hex	RW	Description
mstatus	32	1800	rw	Machine Status
misa	32	40901105	rw	ISA and Extensions
mie	32	0	rw	Machine Interrupt Enable
mtvec	32	0	rw	Machine Trap-Vector Base-Address
mcounteren	32	0	rw	Machine Counter Enable
mhpmevent3*	32	0	rw	Machine Performance Monitor Event Select
mhpmevent4*	32	0	rw	Machine Performance Monitor Event Select
mhpmevent5*	32	0	rw	Machine Performance Monitor Event Select
mhpmevent6*	32	0	rw	Machine Performance Monitor Event Select
mhpmevent7	32	0	rw	Machine Performance Monitor Event Select 7
mhpmevent8	32	0	rw	Machine Performance Monitor Event Select 8
mhpmevent9	32	0	rw	Machine Performance Monitor Event Select 9
mhpmevent10	32	0	rw	Machine Performance Monitor Event Select 10
mhpmevent11	32	0	rw	Machine Performance Monitor Event Select 11
mhpmevent12	32	0	rw	Machine Performance Monitor Event Select 12
mhpmevent13	32	0	rw	Machine Performance Monitor Event Select 13
mhpmevent14	32	0	rw	Machine Performance Monitor Event Select 14
mhpmevent15	32	0	rw	Machine Performance Monitor Event Select 15
mhpmevent16	32	0	rw	Machine Performance Monitor Event Select 16
mhpmevent17	32	0	rw	Machine Performance Monitor Event Select 17
mhpmevent18	32	0	rw	Machine Performance Monitor Event Select 18
mhpmevent19	32	0	rw	Machine Performance Monitor Event Select 19
mhpmevent20	32	0	rw	Machine Performance Monitor Event Select 20
mhpmevent21	32	0	rw	Machine Performance Monitor Event Select 21
mhpmevent22	32	0	rw	Machine Performance Monitor Event Select 22
mhpmevent23	32	0	rw	Machine Performance Monitor Event Select 23
mhpmevent24	32	0	rw	Machine Performance Monitor Event Select 24
mhpmevent25	32	0	rw	Machine Performance Monitor Event Select 25

^{*} Registers marked with an asterisk are part of the processor extension library.

	I 00	Ι		
mhpmevent26	32	0	rw	Machine Performance Monitor Event Select 26
mhpmevent27	32	0	rw	Machine Performance Monitor Event Select 27
mhpmevent28	32	0	rw	Machine Performance Monitor Event Select 28
mhpmevent29	32	0	rw	Machine Performance Monitor Event Select 29
mhpmevent30	32	0	rw	Machine Performance Monitor Event Select 30
mhpmevent31	32	0	rw	Machine Performance Monitor Event Select 31
mscratch	32	0	rw	Machine Scratch
mepc	32	0	rw	Machine Exception Program Counter
mcause	32	0	rw	Machine Cause
mtval	32	0	rw	Machine Trap Value
mip	32	0	rw	Machine Interrupt Pending
pmpcfg0	32	0	rw	Physical Memory Protection Configuration 0
pmpcfg1	32	0	rw	Physical Memory Protection Configuration 1
pmpcfg2	32	0	rw	Physical Memory Protection Configuration 2
pmpcfg3	32	0	rw	Physical Memory Protection Configuration 3
pmpaddr0	32	0	rw	Physical Memory Protection Address 0
pmpaddr1	32	0	rw	Physical Memory Protection Address 1
pmpaddr2	32	0	rw	Physical Memory Protection Address 2
pmpaddr3	32	0	rw	Physical Memory Protection Address 3
pmpaddr4	32	0	rw	Physical Memory Protection Address 4
pmpaddr5	32	0	rw	Physical Memory Protection Address 5
pmpaddr6	32	0	rw	Physical Memory Protection Address 6
pmpaddr7	32	0	rw	Physical Memory Protection Address 7
pmpaddr8	32	0	rw	Physical Memory Protection Address 8
pmpaddr9	32	0	rw	Physical Memory Protection Address 9
pmpaddr10	32	0		Physical Memory Protection Address 10
			rw	
pmpaddr11	32	0	rw	Physical Memory Protection Address 11
pmpaddr12	32	0	rw	Physical Memory Protection Address 12
pmpaddr13	32	0	rw	Physical Memory Protection Address 13
pmpaddr14	32	0	rw	Physical Memory Protection Address 14
pmpaddr15	32	0	rw	Physical Memory Protection Address 15
tselect	32	0	rw	Trigger Register Select
tdata1	32	0	rw	Trigger Data 1
tdata2	32	0	rw	Trigger Data 2
tdata3	32	0	rw	Trigger Data 3
tinfo	32	3d	rw	Trigger Info
tcontrol	32	0	rw	Trigger Control
mcontext	32	0	rw	Trigger Machine Context
scontext	32	0	rw	Trigger Supervisor Context
mnvec*	32	0	rw	NMI Vector Base Address
mxstatus*	32	0	rw	Machine Extended Status
mpft_ctl*	32	0	rw	Performance Throttling Control
mhsp_ctl*	32	0	rw	Machine Hardware Stack Protection Control
msp_bound*	32	fffffff	rw	Machine SP Bound
msp_base*	32	fffffff	rw	Machine SP Base
mdcause*	32	0	rw	Machine Detailed Trap Cause
mcounterwen*	32	0	rw	Machine Counter Write Enable
mcounterinten*	32	0	rw	Machine Counter Interrupt Enable
mmisc_ctl*	32	0	rw	Machine Miscellaneous Control
mcountermask_m*	32	0	rw	Machine Counter Mask for Machine Mode
mcountermask_u*	32	0	rw	Machine Counter Mask for User Mode Machine Counter Mask for User Mode
mcounterovf*	32	0	rw	Machine Counter Overflow Status
mcycle*	32	0		Machine Cycle Counter Machine Cycle Counter
minstret*	32	0	rw	Machine Instructions Retired
minstret" mhpmcounter3*	32		rw	Machine Performance Monitor Counter
mnpmcounter3* mhpmcounter4*		0	rw	
minpincounter4	32	0	rw	Machine Performance Monitor Counter

		T _		
mhpmcounter5*	32	0	rw	Machine Performance Monitor Counter
mhpmcounter6*	32	0	rw	Machine Performance Monitor Counter
mhpmcounter7	32	0	rw	Machine Performance Monitor Counter 7
mhpmcounter8	32	0	rw	Machine Performance Monitor Counter 8
mhpmcounter9	32	0	rw	Machine Performance Monitor Counter 9
mhpmcounter10	32	0	rw	Machine Performance Monitor Counter 10
mhpmcounter11	32	0	rw	Machine Performance Monitor Counter 11
mhpmcounter12	32	0	rw	Machine Performance Monitor Counter 12
mhpmcounter13	32	0	rw	Machine Performance Monitor Counter 13
mhpmcounter14	32	0	rw	Machine Performance Monitor Counter 14
mhpmcounter15	32	0	rw	Machine Performance Monitor Counter 15
mhpmcounter16	32	0	rw	Machine Performance Monitor Counter 16
mhpmcounter17	32	0	rw	Machine Performance Monitor Counter 17
mhpmcounter18	32	0	rw	Machine Performance Monitor Counter 18
mhpmcounter19	32	0	rw	Machine Performance Monitor Counter 19
mhpmcounter20	32	0	rw	Machine Performance Monitor Counter 20
mhpmcounter21	32	0	rw	Machine Performance Monitor Counter 21
mhpmcounter22	32	0	rw	Machine Performance Monitor Counter 22
mhpmcounter23	32	0	rw	Machine Performance Monitor Counter 23
mhpmcounter24	32	0	rw	Machine Performance Monitor Counter 24
mhpmcounter25	32	0	rw	Machine Performance Monitor Counter 25
mhpmcounter26	32	0	rw	Machine Performance Monitor Counter 26
mhpmcounter27	32	0	rw	Machine Performance Monitor Counter 27
mhpmcounter28	32	0	rw	Machine Performance Monitor Counter 28
mhpmcounter29	32	0	rw	Machine Performance Monitor Counter 29
mhpmcounter30	32	0	rw	Machine Performance Monitor Counter 30
mhpmcounter31	32	0	rw	Machine Performance Monitor Counter 31
mcycleh*	32	0	rw	Machine Cycle Counter High
minstreth*	32	0	rw	Machine Instructions Retired High
mhpmcounterh3*	32	0	rw	Machine Performance Monitor Counter High
mhpmcounterh4*	32	0	rw	Machine Performance Monitor Counter High
mhpmcounterh5*	32	0	rw	Machine Performance Monitor Counter High
mhpmcounterh6*	32	0	rw	Machine Performance Monitor Counter High
mhpmcounterh7	32	0	rw	Machine Performance Monitor Counter High 7
mhpmcounterh8	32	0	rw	Machine Performance Monitor Counter High 8
mhpmcounterh9	32	0		
mhpmcounterh10			rw	Machine Performance Monitor Counter High 9
1 milpincounternit	32	0	rw rw	Machine Performance Monitor Counter High 9
_	32 32			Machine Performance Monitor Counter High 9 Machine Performance Monitor Counter High 10
mhpmcounterh11	1	0	rw	Machine Performance Monitor Counter High 9 Machine Performance Monitor Counter High 10 Machine Performance Monitor Counter High 11
mhpmcounterh11 mhpmcounterh12	32 32	0	rw rw	Machine Performance Monitor Counter High 9 Machine Performance Monitor Counter High 10 Machine Performance Monitor Counter High 11 Machine Performance Monitor Counter High 12
mhpmcounterh11 mhpmcounterh12 mhpmcounterh13	32 32 32	0 0 0 0	rw rw rw	Machine Performance Monitor Counter High 9 Machine Performance Monitor Counter High 10 Machine Performance Monitor Counter High 11 Machine Performance Monitor Counter High 12 Machine Performance Monitor Counter High 13
mhpmcounterh11 mhpmcounterh12 mhpmcounterh13 mhpmcounterh14	32 32 32 32	0 0 0	rw rw rw	Machine Performance Monitor Counter High 9 Machine Performance Monitor Counter High 10 Machine Performance Monitor Counter High 11 Machine Performance Monitor Counter High 12 Machine Performance Monitor Counter High 13 Machine Performance Monitor Counter High 14
mhpmcounterh11 mhpmcounterh12 mhpmcounterh13 mhpmcounterh14 mhpmcounterh15	32 32 32 32 32 32	0 0 0 0 0	rw rw rw rw rw rw	Machine Performance Monitor Counter High 9 Machine Performance Monitor Counter High 10 Machine Performance Monitor Counter High 11 Machine Performance Monitor Counter High 12 Machine Performance Monitor Counter High 13 Machine Performance Monitor Counter High 14 Machine Performance Monitor Counter High 15
mhpmcounterh11 mhpmcounterh12 mhpmcounterh13 mhpmcounterh14 mhpmcounterh15 mhpmcounterh16	32 32 32 32 32 32 32	0 0 0 0 0	rw rw rw rw rw rw rw	Machine Performance Monitor Counter High 9 Machine Performance Monitor Counter High 10 Machine Performance Monitor Counter High 11 Machine Performance Monitor Counter High 12 Machine Performance Monitor Counter High 13 Machine Performance Monitor Counter High 14 Machine Performance Monitor Counter High 15 Machine Performance Monitor Counter High 16
mhpmcounterh11 mhpmcounterh12 mhpmcounterh13 mhpmcounterh14 mhpmcounterh15 mhpmcounterh16 mhpmcounterh17	32 32 32 32 32 32 32 32	0 0 0 0 0	rw rw rw rw rw rw rw rw	Machine Performance Monitor Counter High 9 Machine Performance Monitor Counter High 10 Machine Performance Monitor Counter High 11 Machine Performance Monitor Counter High 12 Machine Performance Monitor Counter High 13 Machine Performance Monitor Counter High 14 Machine Performance Monitor Counter High 15 Machine Performance Monitor Counter High 16 Machine Performance Monitor Counter High 17
mhpmcounterh11 mhpmcounterh12 mhpmcounterh13 mhpmcounterh14 mhpmcounterh15 mhpmcounterh16 mhpmcounterh17	32 32 32 32 32 32 32 32 32	0 0 0 0 0 0	rw rw rw rw rw rw rw rw rw	Machine Performance Monitor Counter High 9 Machine Performance Monitor Counter High 10 Machine Performance Monitor Counter High 11 Machine Performance Monitor Counter High 12 Machine Performance Monitor Counter High 13 Machine Performance Monitor Counter High 14 Machine Performance Monitor Counter High 15 Machine Performance Monitor Counter High 16 Machine Performance Monitor Counter High 17 Machine Performance Monitor Counter High 18
mhpmcounterh11 mhpmcounterh12 mhpmcounterh13 mhpmcounterh14 mhpmcounterh15 mhpmcounterh16 mhpmcounterh17 mhpmcounterh18 mhpmcounterh19	32 32 32 32 32 32 32 32 32 32	0 0 0 0 0 0 0 0 0	rw rw rw rw rw rw rw rw rw	Machine Performance Monitor Counter High 9 Machine Performance Monitor Counter High 10 Machine Performance Monitor Counter High 11 Machine Performance Monitor Counter High 12 Machine Performance Monitor Counter High 13 Machine Performance Monitor Counter High 14 Machine Performance Monitor Counter High 15 Machine Performance Monitor Counter High 16 Machine Performance Monitor Counter High 17 Machine Performance Monitor Counter High 18 Machine Performance Monitor Counter High 19
mhpmcounterh11 mhpmcounterh12 mhpmcounterh13 mhpmcounterh14 mhpmcounterh15 mhpmcounterh16 mhpmcounterh17 mhpmcounterh18 mhpmcounterh19	32 32 32 32 32 32 32 32 32 32 32 32	0 0 0 0 0 0 0 0 0	rw	Machine Performance Monitor Counter High 9 Machine Performance Monitor Counter High 10 Machine Performance Monitor Counter High 11 Machine Performance Monitor Counter High 12 Machine Performance Monitor Counter High 13 Machine Performance Monitor Counter High 14 Machine Performance Monitor Counter High 15 Machine Performance Monitor Counter High 16 Machine Performance Monitor Counter High 17 Machine Performance Monitor Counter High 18 Machine Performance Monitor Counter High 19 Machine Performance Monitor Counter High 20
mhpmcounterh11 mhpmcounterh12 mhpmcounterh13 mhpmcounterh14 mhpmcounterh15 mhpmcounterh16 mhpmcounterh17 mhpmcounterh18 mhpmcounterh19 mhpmcounterh20 mhpmcounterh21	32 32 32 32 32 32 32 32 32 32 32 32	0 0 0 0 0 0 0 0 0 0	rw	Machine Performance Monitor Counter High 9 Machine Performance Monitor Counter High 10 Machine Performance Monitor Counter High 11 Machine Performance Monitor Counter High 12 Machine Performance Monitor Counter High 13 Machine Performance Monitor Counter High 14 Machine Performance Monitor Counter High 15 Machine Performance Monitor Counter High 16 Machine Performance Monitor Counter High 17 Machine Performance Monitor Counter High 18 Machine Performance Monitor Counter High 19 Machine Performance Monitor Counter High 20 Machine Performance Monitor Counter High 21
mhpmcounterh11 mhpmcounterh12 mhpmcounterh13 mhpmcounterh14 mhpmcounterh15 mhpmcounterh16 mhpmcounterh17 mhpmcounterh18 mhpmcounterh19 mhpmcounterh20 mhpmcounterh21 mhpmcounterh21	32 32 32 32 32 32 32 32 32 32 32 32 32 3	0 0 0 0 0 0 0 0 0 0 0	rw	Machine Performance Monitor Counter High 9 Machine Performance Monitor Counter High 10 Machine Performance Monitor Counter High 11 Machine Performance Monitor Counter High 12 Machine Performance Monitor Counter High 13 Machine Performance Monitor Counter High 14 Machine Performance Monitor Counter High 15 Machine Performance Monitor Counter High 16 Machine Performance Monitor Counter High 17 Machine Performance Monitor Counter High 18 Machine Performance Monitor Counter High 19 Machine Performance Monitor Counter High 20 Machine Performance Monitor Counter High 21 Machine Performance Monitor Counter High 22
mhpmcounterh11 mhpmcounterh12 mhpmcounterh13 mhpmcounterh14 mhpmcounterh15 mhpmcounterh16 mhpmcounterh17 mhpmcounterh18 mhpmcounterh19 mhpmcounterh20 mhpmcounterh21 mhpmcounterh21	32 32 32 32 32 32 32 32 32 32 32 32 32 3	0 0 0 0 0 0 0 0 0 0 0 0	rw r	Machine Performance Monitor Counter High 9 Machine Performance Monitor Counter High 10 Machine Performance Monitor Counter High 11 Machine Performance Monitor Counter High 12 Machine Performance Monitor Counter High 13 Machine Performance Monitor Counter High 14 Machine Performance Monitor Counter High 15 Machine Performance Monitor Counter High 16 Machine Performance Monitor Counter High 17 Machine Performance Monitor Counter High 18 Machine Performance Monitor Counter High 19 Machine Performance Monitor Counter High 20 Machine Performance Monitor Counter High 21 Machine Performance Monitor Counter High 22 Machine Performance Monitor Counter High 23
mhpmcounterh11 mhpmcounterh12 mhpmcounterh13 mhpmcounterh14 mhpmcounterh15 mhpmcounterh16 mhpmcounterh17 mhpmcounterh18 mhpmcounterh19 mhpmcounterh20 mhpmcounterh21 mhpmcounterh21 mhpmcounterh22 mhpmcounterh23 mhpmcounterh23	32 32 32 32 32 32 32 32 32 32 32 32 32 3	0 0 0 0 0 0 0 0 0 0 0 0 0 0	rw r	Machine Performance Monitor Counter High 9 Machine Performance Monitor Counter High 10 Machine Performance Monitor Counter High 11 Machine Performance Monitor Counter High 12 Machine Performance Monitor Counter High 13 Machine Performance Monitor Counter High 14 Machine Performance Monitor Counter High 15 Machine Performance Monitor Counter High 16 Machine Performance Monitor Counter High 17 Machine Performance Monitor Counter High 18 Machine Performance Monitor Counter High 19 Machine Performance Monitor Counter High 20 Machine Performance Monitor Counter High 21 Machine Performance Monitor Counter High 22 Machine Performance Monitor Counter High 23 Machine Performance Monitor Counter High 24
mhpmcounterh11 mhpmcounterh12 mhpmcounterh13 mhpmcounterh14 mhpmcounterh15 mhpmcounterh16 mhpmcounterh17 mhpmcounterh18 mhpmcounterh19 mhpmcounterh20 mhpmcounterh21 mhpmcounterh21 mhpmcounterh22 mhpmcounterh23 mhpmcounterh24 mhpmcounterh25	32 32 32 32 32 32 32 32 32 32 32 32 32 3	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	rw r	Machine Performance Monitor Counter High 9 Machine Performance Monitor Counter High 10 Machine Performance Monitor Counter High 11 Machine Performance Monitor Counter High 12 Machine Performance Monitor Counter High 13 Machine Performance Monitor Counter High 14 Machine Performance Monitor Counter High 15 Machine Performance Monitor Counter High 16 Machine Performance Monitor Counter High 17 Machine Performance Monitor Counter High 18 Machine Performance Monitor Counter High 19 Machine Performance Monitor Counter High 20 Machine Performance Monitor Counter High 21 Machine Performance Monitor Counter High 22 Machine Performance Monitor Counter High 23 Machine Performance Monitor Counter High 24 Machine Performance Monitor Counter High 25
mhpmcounterh11 mhpmcounterh12 mhpmcounterh13 mhpmcounterh14 mhpmcounterh15 mhpmcounterh16 mhpmcounterh17 mhpmcounterh18 mhpmcounterh19 mhpmcounterh20 mhpmcounterh21 mhpmcounterh21 mhpmcounterh22 mhpmcounterh23 mhpmcounterh24 mhpmcounterh25 mhpmcounterh25	32 32 32 32 32 32 32 32 32 32	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	rw r	Machine Performance Monitor Counter High 9 Machine Performance Monitor Counter High 10 Machine Performance Monitor Counter High 11 Machine Performance Monitor Counter High 12 Machine Performance Monitor Counter High 13 Machine Performance Monitor Counter High 14 Machine Performance Monitor Counter High 15 Machine Performance Monitor Counter High 16 Machine Performance Monitor Counter High 17 Machine Performance Monitor Counter High 18 Machine Performance Monitor Counter High 19 Machine Performance Monitor Counter High 20 Machine Performance Monitor Counter High 21 Machine Performance Monitor Counter High 22 Machine Performance Monitor Counter High 23 Machine Performance Monitor Counter High 24 Machine Performance Monitor Counter High 25 Machine Performance Monitor Counter High 25 Machine Performance Monitor Counter High 26
mhpmcounterh11 mhpmcounterh12 mhpmcounterh13 mhpmcounterh14 mhpmcounterh15 mhpmcounterh16 mhpmcounterh17 mhpmcounterh18 mhpmcounterh19 mhpmcounterh20 mhpmcounterh20 mhpmcounterh21 mhpmcounterh22 mhpmcounterh23 mhpmcounterh24 mhpmcounterh25 mhpmcounterh25 mhpmcounterh26 mhpmcounterh27	32 32 32 32 32 32 32 32 32 32	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	rw r	Machine Performance Monitor Counter High 9 Machine Performance Monitor Counter High 10 Machine Performance Monitor Counter High 11 Machine Performance Monitor Counter High 12 Machine Performance Monitor Counter High 13 Machine Performance Monitor Counter High 14 Machine Performance Monitor Counter High 15 Machine Performance Monitor Counter High 16 Machine Performance Monitor Counter High 17 Machine Performance Monitor Counter High 18 Machine Performance Monitor Counter High 19 Machine Performance Monitor Counter High 20 Machine Performance Monitor Counter High 21 Machine Performance Monitor Counter High 22 Machine Performance Monitor Counter High 23 Machine Performance Monitor Counter High 24 Machine Performance Monitor Counter High 25 Machine Performance Monitor Counter High 26 Machine Performance Monitor Counter High 26 Machine Performance Monitor Counter High 26 Machine Performance Monitor Counter High 27
mhpmcounterh11 mhpmcounterh12 mhpmcounterh13 mhpmcounterh14 mhpmcounterh15 mhpmcounterh16 mhpmcounterh17 mhpmcounterh18 mhpmcounterh19 mhpmcounterh20 mhpmcounterh21 mhpmcounterh21 mhpmcounterh22 mhpmcounterh23 mhpmcounterh24 mhpmcounterh25 mhpmcounterh25	32 32 32 32 32 32 32 32 32 32	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	rw r	Machine Performance Monitor Counter High 9 Machine Performance Monitor Counter High 10 Machine Performance Monitor Counter High 11 Machine Performance Monitor Counter High 12 Machine Performance Monitor Counter High 13 Machine Performance Monitor Counter High 14 Machine Performance Monitor Counter High 15 Machine Performance Monitor Counter High 16 Machine Performance Monitor Counter High 17 Machine Performance Monitor Counter High 18 Machine Performance Monitor Counter High 19 Machine Performance Monitor Counter High 20 Machine Performance Monitor Counter High 21 Machine Performance Monitor Counter High 22 Machine Performance Monitor Counter High 23 Machine Performance Monitor Counter High 24 Machine Performance Monitor Counter High 25 Machine Performance Monitor Counter High 25 Machine Performance Monitor Counter High 26

mhpmcounterh30	32	0	rw	Machine Performance Monitor Counter High 30
mhpmcounterh31	32	0	rw	Machine Performance Monitor Counter High 31
mvendorid	32	31e	r-	Vendor ID
marchid	32	10000025	r-	Architecture ID
mimpid	32	20	r-	Implementation ID
mhartid	32	0	r-	Hardware Thread ID
micm_cfg*	32	0	r-	Instruction Cache/Memory Configuration
mdcm_cfg*	32	0	r-	Data Cache/Memory Configuration
mmsc_cfg*	32	a038	r-	Miscellaneous Configuration

Table 14.3: Registers at level 1, type:Hart group:Machine_Control_and_Status

14.1.4 Integration_support

Registers at level:1, type:Hart group:Integration_support

Name	Bits	Initial-Hex	RW	Description
LRSCAddress	32	fffffff	rw	LR/SC active lock address
commercial	8	0	r-	Commercial feature in use

Table 14.4: Registers at level 1, type:Hart group:Integration_support

^{*} Registers marked with an asterisk are part of the processor extension library.