

### OVP Guide to Using Processor Models

# Model specific information for SiFive\_U54

Imperas Software Limited Imperas Buildings, North Weston Thame, Oxfordshire, OX9 2HA, U.K. docs@imperas.com



Author	Imperas Software Limited
Version	20210408.0
Filename	OVP_Model_Specific_Information_sifive_riscv_U54.pdf
Created	5 May 2021
Status	OVP Standard Release

### Copyright Notice

Copyright (c) 2021 Imperas Software Limited. All rights reserved. This software and documentation contain information that is the property of Imperas Software Limited. The software and documentation are furnished under a license agreement and may be used or copied only in accordance with the terms of the license agreement. No part of the software and documentation may be reproduced, transmitted, or translated, in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without prior written permission of Imperas Software Limited, or as expressly provided by the license agreement.

### Right to Copy Documentation

The license agreement with Imperas permits licensee to make copies of the documentation for its internal use only. Each copy shall include all copyrights, trademarks, service marks, and proprietary rights notices, if any.

### **Destination Control Statement**

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the readers responsibility to determine the applicable regulations and to comply with them.

#### Disclaimer

IMPERAS SOFTWARE LIMITED, AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

#### Model Release Status

This model is released as part of OVP releases and is included in OVPworld packages. Please visit OVPworld.org.

# Contents

1	Ove	rview	1
	1.1	Description	1
	1.2	Licensing	1
	1.3	Extensions	2
		1.3.1 Extensions Enabled by Default	2
	1.4	General Features	2
	1.5	Floating Point Features	4
	1.6	CLIC	4
	1.7	Load-Reserved/Store-Conditional Locking	4
	1.8	Active Atomic Operation Indication	5
	1.9	Interrupts	5
	1.10	Debug Mode	6
		1.10.1 Debug State Entry	7
		1.10.2 Debug State Exit	7
		1.10.3 Debug Registers	7
		1.10.4 Debug Mode Execution	7
		1.10.5 Debug Single Step	8
		1.10.6 Debug Ports	8
	1.11	Debug Mask	8
	1.12	Integration Support	8
		1.12.1 CSR Register External Implementation	9
		1.12.2 LR/SC Active Address	9
	1.13	Limitations	9
	1.14	Verification	9
	1.15	References	0
2	SiFi	ve-Specific Extensions 1	.1
	2.1	SiFive-Specific CSRs	.1
		2.1.1 bpm (csr num $0x7c0$ )	. 1
		2.1.2 featureDisable (csr num 0x7c1)	1
	2.2	SiFive-Specific Instructions	1
		2.2.1 CFLUSH.D.L1	.2
		2.2.2 CDISCARD.D.L1	.2
		2.2.3 CEASE	.2
3	Con	diguration 1	.3
			2

### $Imperas\ OVP\ Fast\ Processor\ Model\ Documentation\ for\ SiFive\_U54$

	3.5	Processor Endian-ness	13 13 13 13 13
4	All '	Variants in this model	14
5	Bus	Master Ports	<b>15</b>
6	Bus	Slave Ports	16
7	Net	Ports	17
8	FIF	O Ports	19
9	Forn	nal Parameters	20
	9.1	Parameters with enumerated types	22
			22
		1	22
		9.1.3 Parameter mstatus_fs_mode	22
		9.1.4 Parameter debug_mode	22
		9.1.5 Parameter Zfinx_version	23
10	Exec	cution Modes	24
11	Exce	eptions	<b>25</b>
<b>12</b>			<b>27</b>
	19 1	Level 1: SMP	~ -
	12.1	Level 1: SMP	27
			27 27
13	12.2	Level 2: Hart	
13	12.2 <b>Mod</b>	Level 2: Hart	27
13	12.2 <b>Mod</b>	Level 2: Hart	27 <b>28</b>
13	12.2 <b>Mod</b>	Level 2: Hart	27 <b>28</b> 28
13	12.2 <b>Mod</b> 13.1	Level 2: Hart	27 28 28 28
13	12.2 <b>Mod</b> 13.1	Level 2: Hart	27 28 28 28 28
13	12.2 <b>Mod</b> 13.1	Level 2: Hart	27 28 28 28 28 29
13	12.2 <b>Mod</b> 13.1	Level 2: Hart	27 28 28 28 28 29 29
13	12.2 <b>Mod</b> 13.1	Level 2: Hart	27 28 28 28 28 29 29
	12.2 <b>Mod</b> 13.1	Level 2: Hart  lel Commands  Level 1: SMP  13.1.1 isync  13.1.2 itrace  Level 2: Hart  13.2.1 dumpTLB  13.2.1.1 Argument description  13.2.2 isync  13.2.3 itrace	27 28 28 28 28 29 29 29 29
	12.2 Mod 13.1 13.2 Regi	Level 2: Hart    Commands   Level 1: SMP	27 28 28 28 29 29 29 29 29
	12.2 Mod 13.1 13.2 Regin 14.1	Level 2: Hart    Commands   Level 1: SMP	27 28 28 28 29 29 29 29 30 30
	12.2 Mod 13.1 13.2 Regin 14.1	Level 2: Hart  lel Commands  Level 1: SMP  13.1.1 isync  13.1.2 itrace  Level 2: Hart  13.2.1 dumpTLB  13.2.1.1 Argument description  13.2.2 isync  13.2.3 itrace  level 1: SMP  Level 2: Hart	27 28 28 28 29 29 29 29 30 30 30
	12.2 Mod 13.1 13.2 Regin 14.1	Level 2: Hart  lel Commands  Level 1: SMP  13.1.1 isync  13.1.2 itrace  Level 2: Hart  13.2.1 dumpTLB  13.2.1.1 Argument description  13.2.2 isync  13.2.3 itrace  level 1: SMP  Level 2: Hart  14.2.1 Core	27 28 28 28 29 29 29 29 30 30 30 30
	12.2 Mod 13.1 13.2 Regin 14.1	Level 2: Hart  lel Commands  Level 1: SMP  13.1.1 isync  13.1.2 itrace  Level 2: Hart  13.2.1 dumpTLB  13.2.1.1 Argument description  13.2.2 isync  13.2.3 itrace  level 1: SMP  Level 2: Hart  14.2.1 Core  14.2.2 Floating_point	27 28 28 28 29 29 29 29 30 30 30 31
	12.2 Mod 13.1 13.2 Regin 14.1	Level 2: Hart  lel Commands  Level 1: SMP 13.1.1 isync 13.1.2 itrace Level 2: Hart 13.2.1 dumpTLB 13.2.1.1 Argument description 13.2.2 isync 13.2.3 itrace  sters  Level 1: SMP Level 2: Hart 14.2.1 Core 14.2.2 Floating-point 14.2.3 User-Control_and_Status	27 28 28 28 29 29 29 29 30 30 30 31 31
	12.2 Mod 13.1 13.2 Regin 14.1	Level 2: Hart  lel Commands  Level 1: SMP 13.1.1 isync 13.1.2 itrace Level 2: Hart 13.2.1 dumpTLB 13.2.1.1 Argument description 13.2.2 isync 13.2.3 itrace  sters  Level 1: SMP Level 2: Hart 14.2.1 Core 14.2.2 Floating_point 14.2.3 User_Control_and_Status 14.2.4 Supervisor_Control_and_Status	27 28 28 28 29 29 29 29 30 30 30 31

Imperas OVP Fast Pa	rocessor Model Documentation for SiFive_U54	
14.2.6 Integration_support		34

# Overview

This document provides the details of an OVP Fast Processor Model variant.

OVP Fast Processor Models are written in C and provide a C API for use in C based platforms. The models also provide a native interface for use in SystemC TLM2 platforms.

The models are written using the OVP VMI API that provides a Virtual Machine Interface that defines the behavior of the processor. The VMI API makes a clear line between model and simulator allowing very good optimization and world class high speed performance. Most models are provided as a binary shared object and also as source. This allows the download and use of the model binary or the use of the source to explore and modify the model.

The models are run through an extensive QA and regression testing process and most model families are validated using technology provided by the processor IP owners. There is a companion document (OVP Guide to Using Processor Models) which explains the general concepts of OVP Fast Processor Models and their use. It is downloadable from the OVPworld website documentation pages.

### 1.1 Description

RISC-V U54 64-bit processor model

### 1.2 Licensing

This Model is released under the Open Source Apache 2.0

#### 1.3 Extensions

### 1.3.1 Extensions Enabled by Default

The model has the following architectural extensions enabled, and the following bits in the misa CSR Extensions field will be set upon reset:

misa bit 0: extension A (atomic instructions)

misa bit 2: extension C (compressed instructions)

misa bit 3: extension D (double-precision floating point)

misa bit 5: extension F (single-precision floating point)

misa bit 8: RV32I/RV64I/RV128I base integer instruction set

misa bit 12: extension M (integer multiply/divide instructions)

misa bit 18: extension S (Supervisor mode)

misa bit 20: extension U (User mode)

To specify features that can be dynamically enabled or disabled by writes to the misa register in addition to those listed above, use parameter "add\_Extensions\_mask". This is a string parameter containing the feature letters to add; for example, value "DV" indicates that double-precision floating point and the Vector Extension can be enabled or disabled by writes to the misa register, if supported on this variant.

Legacy parameter "misa\_Extensions\_mask" can also be used. This Uns32-valued parameter specifies all writable bits in the misa Extensions field, replacing any permitted bits defined in the base variant.

Note that any features that are indicated as present in the misa mask but absent in the misa will be ignored. See the next section.

#### 1.4 General Features

This is a multicore variant with 1 cores by default. The number of cores may be overridden with the "numHarts" parameter.

On this variant, the Machine trap-vector base-address register (mtvec) is writable. It can instead be configured as read-only using parameter "mtvec\_is\_ro".

Values written to "mtvec" are masked using the value 0x3fffffffd. A different mask of writable bits may be specified using parameter "mtvec\_mask" if required. In addition, when Vectored interrupt mode is enabled, parameter "tvec\_align" may be used to specify additional hardware-enforced base address alignment. In this variant, "tvec\_align" defaults to 64.

The initial value of "mtvec" is 0x0. A different value may be specified using parameter "mtvec" if required.

Values written to "stvec" are masked using the value 0xfffffffffffff. A different mask of writable bits may be specified using parameter "stvec\_mask" if required. parameter "tvec\_align" may be

used to specify additional hardware-enforced base address alignment in the same manner as for the "mtvec" register, described above.

On reset, the model will restart at address 0x0. A different reset address may be specified using parameter "reset\_address" or applied using optional input port "reset\_addr" if required.

On an NMI, the model will restart at address 0x0. A different NMI address may be specified using parameter "nmi\_address" or applied using optional input port "nmi\_addr" if required.

WFI will halt the processor until an interrupt occurs. It can instead be configured as a NOP using parameter "wfi\_is\_nop". WFI timeout wait is implemented with a time limit of 0 (i.e. WFI causes an Illegal Instruction trap in Supervisor mode when mstatus.TW=1).

The "cycle" CSR is implemented in this variant. Set parameter "cycle\_undefined" to True to instead specify that "cycle" is unimplemented and reads of it should trap to Machine mode.

The "time" CSR is not implemented in this variant and reads of it will require emulation in Machine mode. Set parameter "time\_undefined" to False to instead specify that "time" is implemented.

The "instret" CSR is implemented in this variant. Set parameter "instret\_undefined" to True to instead specify that "instret" is unimplemented and reads of it should trap to Machine mode.

A 0-bit ASID is implemented. Use parameter "ASID\_bits" to specify a different implemented ASID size if required.

This variant supports address translation modes 0 and 8. Use parameter "Sv\_modes" to specify a bit mask of different modes if required.

TLB behavior is controlled by parameter "ASIDCacheSize". If this parameter is 0, then an unlimited number of TLB entries will be maintained concurrently. If this parameter is non-zero, then only TLB entries for up to "ASIDCacheSize" different ASIDs will be maintained concurrently initially; as new ASIDs are used, TLB entries for less-recently used ASIDs are deleted, which improves model performance in some cases. If the model detects that the TLB entry cache is too small (entry ejections are very frequent), it will increase the cache size automatically. In this variant, "ASIDCacheSize" is 8

Unaligned memory accesses are not supported by this variant. Set parameter "unaligned" to "T" to enable such accesses.

Unaligned memory accesses are not supported for AMO instructions by this variant. Set parameter "unalignedAMO" to "T" to enable such accesses.

8 PMP entries are implemented by this variant. Use parameter "PMP\_registers" to specify a different number of PMP entries; set the parameter to 0 to disable the PMP unit. The PMP grain size (G) is 0, meaning that PMP regions as small as 4 bytes are implemented. Use parameter "PMP\_grain" to specify a different grain size if required. Unaligned PMP accesses are not decomposed into separate aligned accesses; use parameter "PMP\_decompose" to modify this behavior if required.

LR/SC instructions are implemented with a 64-byte reservation granule. A different granule size may be specified using parameter "lr\_sc\_grain".

### 1.5 Floating Point Features

The D extension is enabled in this variant only if the F extension is also enabled. Set parameter "d\_requires\_f" to "F" to allow D and F to be independently enabled.

Half precision floating point is not implemented. Use parameter "Zfh" to enable this if required.

By default, the processor starts with floating-point instructions disabled (mstatus.FS=0). Use parameter "mstatus\_FS" to force mstatus.FS to a non-zero value for floating-point to be enabled from the start.

The specification is imprecise regarding the conditions under which mstatus.FS is set to Dirty state (3). Parameter "mstatus\_fs\_mode" can be used to specify the required behavior in this model, as described below.

If "mstatus\_fs\_mode" is set to "always\_dirty" then the model implements a simplified floating point status view in which mstatus.FS holds values 0 (Off) and 3 (Dirty) only; any write of values 1 (Initial) or 2 (Clean) from privileged code behave as if value 3 was written.

If "mstatus\_fs\_mode" is set to "write\_1" then mstatus.FS will be set to 3 (Dirty) by any explicit write to the fflags, frm or fcsr control registers, or by any executed instruction that writes an FPR, or by any executed floating point compare or conversion to integer/unsigned that signals a floating point exception. Floating point compare or conversion to integer/unsigned instructions that do not signal an exception will not set mstatus.FS.

If "mstatus\_fs\_mode" is set to "write\_any" then mstatus.FS will be set to 3 (Dirty) by any explicit write to the fflags, frm or fcsr control registers, or by any executed instruction that writes an FPR, or by any executed floating point compare or conversion even if those instructions do not signal a floating point exception.

In this variant, "mstatus\_fs\_mode" is set to "always\_dirty".

### 1.6 CLIC

The model can be configured to implement a Core Local Interrupt Controller (CLIC) using parameter "CLICLEVELS"; when non-zero, the CLIC is present with the specified number of interrupt levels (2-256), as described in the RISC-V Core-Local Interrupt Controller specification, and further parameters are made available to configure other aspects of the CLIC. "CLICLEVELS" is zero in this variant, indicating that a CLIC is not implemented.

### 1.7 Load-Reserved/Store-Conditional Locking

By default, LR/SC locking is implemented automatically by the model and simulator, with a reservation granule defined by the "lr\_sc\_grain" parameter. It is also possible to implement locking externally to the model in a platform component, using the "LR\_address", "SC\_address" and "SC\_valid" net ports, as described below.

The "LR\_address" output net port is written by the model with the address used by a load-

reserved instruction as it executes. This port should be connected as an input to the external lock management component, which should record the address, and also that an LR/SC transaction is active.

The "SC\_address" output net port is written by the model with the address used by a store-conditional instruction as it executes. This should be connected as an input to the external lock management component, which should compare the address with the previously-recorded load-reserved address, and determine from this (and other implementation-specific constraints) whether the store should succeed. It should then immediately write the Boolean success/fail code to the "SC\_valid" input net port of the model. Finally, it should update state to indicate that an LR/SC transaction is no longer active.

It is also possible to write zero to the "SC\_valid" input net port at any time outside the context of a store-conditional instruction, which will mark any active LR/SC transaction as invalid.

Irrespective of whether LR/SC locking is implemented internally or externally, taking any exception or interrupt or executing exception-return instructions (e.g. MRET) will always mark any active LR/SC transaction as invalid.

### 1.8 Active Atomic Operation Indication

The "AMO\_active" output net port is written by the model with a code indicating any current atomic memory operation while the instruction is active. The written codes are:

0: no atomic instruction active

- 1: AMOMIN active
- 2: AMOMAX active
- 3: AMOMINU active
- 4: AMOMAXU active
- 5: AMOADD active
- 6: AMOXOR active
- 7: AMOOR active
- 8: AMOAND active
- 9: AMOSWAP active
- 10: LR active
- 11: SC active

### 1.9 Interrupts

The "reset" port is an active-high reset input. The processor is halted when "reset" goes high and resumes execution from the reset address specified using the "reset\_address" parameter or

"reset\_addr" port when the signal goes low. The "mcause" register is cleared to zero.

The "nmi" port is an active-high NMI input. The processor resumes execution from the address specified using the "nmi\_address" parameter or "nmi\_addr" port when the NMI signal goes high. The "mcause" register is cleared to zero.

All other interrupt ports are active high. For each implemented privileged execution level, there are by default input ports for software interrupt, timer interrupt and external interrupt; for example, for Machine mode, these are called "MSWInterrupt", "MTimerInterrupt" and "MExternalInterrupt", respectively. When the N extension is implemented, ports are also present for User mode. Parameter "unimp\_int\_mask" allows the default behavior to be changed to exclude certain interrupt ports. The parameter value is a mask in the same format as the "mip" CSR; any interrupt corresponding to a non-zero bit in this mask will be removed from the processor and read as zero in "mip", "mie" and "mideleg" CSRs (and Supervisor and User mode equivalents if implemented).

Parameter "external\_int\_id" can be used to enable extra interrupt ID input ports on each hart. If the parameter is True then when an external interrupt is applied the value on the ID port is sampled and used to fill the Exception Code field in the "mcause" CSR (or the equivalent CSR for other execution levels). For Machine mode, the extra interrupt ID port is called "MExternalInterruptID".

The "deferint" port is an active-high artifact input that, when written to 1, prevents any pendingand-enabled interrupt being taken (normally, such an interrupt would be taken on the next instruction after it becomes pending-and-enabled). The purpose of this signal is to enable alignment with hardware models in step-and-compare usage.

### 1.10 Debug Mode

The model can be configured to implement Debug mode using parameter "debug\_mode". This implements features described in Chapter 4 of the RISC-V External Debug Support specification with version specified by parameter "debug\_version" (see References). Some aspects of this mode are not defined in the specification because they are implementation-specific; the model provides infrastructure to allow implementation of a Debug Module using a custom harness. Features added are described below.

Parameter "debug\_mode" can be used to specify three different behaviors, as follows:

- 1. If set to value "vector", then operations that would cause entry to Debug mode result in the processor jumping to the address specified by the "debug\_address" parameter. It will execute at this address, in Debug mode, until a "dret" instruction causes return to non-Debug mode. Any exception generated during this execution will cause a jump to the address specified by the "dexc\_address" parameter.
- 2. If set to value "interrupt", then operations that would cause entry to Debug mode result in the processor simulation call (e.g. opProcessorSimulate) returning, with a stop reason of OP\_SR\_INTERRUPT. In this usage scenario, the Debug Module is implemented in the simulation harness.
- 3. If set to value "halt", then operations that would cause entry to Debug mode result in the processor halting. Depending on the simulation environment, this might cause a return from the simulation call with a stop reason of OP\_SR\_HALT, or debug mode might be implemented by

another platform component which then restarts the debugged processor again.

#### 1.10.1 Debug State Entry

The specification does not define how Debug mode is implemented. In this model, Debug mode is enabled by a Boolean pseudo-register, "DM". When "DM" is True, the processor is in Debug mode. When "DM" is False, mode is defined by "mstatus" in the usual way.

Entry to Debug mode can be performed in any of these ways:

- 1. By writing True to register "DM" (e.g. using opProcessorRegWrite) followed by simulation of at least one cycle (e.g. using opProcessorSimulate), dcsr cause will be reported as trigger;
- 2. By writing a 1 then 0 to net "haltreq" (using opNetWrite) followed by simulation of at least one cycle (e.g. using opProcessorSimulate);
- 3. By writing a 1 to net "resethaltreq" (using opNetWrite) while the "reset" signal undergoes a negedge transition, followed by simulation of at least one cycle (e.g. using opProcessorSimulate);
- 4. By executing an "ebreak" instruction when Debug mode entry for the current processor mode is enabled by dcsr.ebreakm, dcsr.ebreaks or dcsr.ebreaku.

In all cases, the processor will save required state in "dpc" and "dcsr" and then perform actions described above, depending in the value of the "debug\_mode" parameter.

#### 1.10.2 Debug State Exit

Exit from Debug mode can be performed in any of these ways:

- 1. By writing False to register "DM" (e.g. using opProcessorRegWrite) followed by simulation of at least one cycle (e.g. using opProcessorSimulate);
- 2. By executing an "dret" instruction when Debug mode.

In both cases, the processor will perform the steps described in section 4.6 (Resume) of the Debug specification.

#### 1.10.3 Debug Registers

When Debug mode is enabled, registers "dcsr", "dpc", "dscratch0" and "dscratch1" are implemented as described in the specification. These may be manipulated externally by a Debug Module using opProcessorRegRead or opProcessorRegWrite; for example, the Debug Module could write "dcsr" to enable "ebreak" instruction behavior as described above, or read and write "dpc" to emulate stepping over an "ebreak" instruction prior to resumption from Debug mode.

#### 1.10.4 Debug Mode Execution

The specification allows execution of code fragments in Debug mode. A Debug Module implementation can cause execution in Debug mode by the following steps:

- 1. Write the address of a Program Buffer to the program counter using opProcessorPCSet;
- 2. If "debug\_mode" is set to "halt", write 0 to pseudo-register "DMStall" (to leave halted state);
- 3. If entry to Debug mode was handled by exiting the simulation callback, call opProcessorSimulate or opRootModuleSimulate to resume simulation.

Debug mode will be re-entered in these cases:

- 1. By execution of an "ebreak" instruction; or:
- 2. By execution of an instruction that causes an exception.

In both cases, the processor will either jump to the debug exception address, or return control immediately to the harness, with stopReason of OP\_SR\_INTERRUPT, or perform a halt, depending on the value of the "debug\_mode" parameter.

#### 1.10.5 Debug Single Step

When in Debug mode, the processor or harness can cause a single instruction to be executed on return from that mode by setting dcsr.step. After one non-Debug-mode instruction has been executed, control will be returned to the harness. The processor will remain in single-step mode until dcsr.step is cleared.

#### 1.10.6 Debug Ports

Port "DM" is an output signal that indicates whether the processor is in Debug mode

Port "haltreq" is a rising-edge-triggered signal that triggers entry to Debug mode (see above).

Port "resethaltreq" is a level-sensitive signal that triggers entry to Debug mode after reset (see above).

### 1.11 Debug Mask

It is possible to enable model debug messages in various categories. This can be done statically using the "override\_debugMask" parameter, or dynamically using the "debugflags" command. Enabled messages are specified using a bitmask value, as follows:

Value 0x002: enable debugging of PMP and virtual memory state;

Value 0x004: enable debugging of interrupt state.

All other bits in the debug bitmask are reserved and must not be set to non-zero values.

### 1.12 Integration Support

This model implements a number of non-architectural pseudo-registers and other features to facilitate integration.

#### 1.12.1 CSR Register External Implementation

If parameter "enable\_CSR\_bus" is True, an artifact 16-bit bus "CSR" is enabled. Slave callbacks installed on this bus can be used to implement modified CSR behavior (use opBusSlaveNew or icmMapExternalMemory, depending on the client API). A CSR with index 0xABC is mapped on the bus at address 0xABC0; as a concrete example, implementing CSR "time" (number 0xC01) externally requires installation of callbacks at address 0xC010 on the CSR bus.

#### 1.12.2 LR/SC Active Address

Artifact register "LRSCAddress" shows the active LR/SC lock address. The register holds all-ones if there is no LR/SC operation active or if LR/SC locking is implemented externally as described above.

#### 1.13 Limitations

Instruction pipelines are not modeled in any way. All instructions are assumed to complete immediately. This means that instruction barrier instructions (e.g. fence.i) are treated as NOPs, with the exception of any Illegal Instruction behavior, which is modeled.

Caches and write buffers are not modeled in any way. All loads, fetches and stores complete immediately and in order, and are fully synchronous. Data barrier instructions (e.g. fence) are treated as NOPs, with the exception of any Illegal Instruction behavior, which is modeled.

Real-world timing effects are not modeled: all instructions are assumed to complete in a single cycle.

Hardware Performance Monitor registers are not implemented and hardwired to zero.

The TLB is architecturally-accurate but not device accurate. This means that all TLB maintenance and address translation operations are fully implemented but the cache is larger than in the real device.

#### 1.14 Verification

All instructions have been extensively tested by Imperas, using tests generated specifically for this model and also reference tests from https://github.com/riscv/riscv-tests.

Also reference tests have been used from various sources including:

https://github.com/riscv/riscv-tests

https://github.com/ucb-bar/riscv-torture

The Imperas OVPsim RISC-V models are used in the RISC-V Foundation Compliance Framework as a functional Golden Reference:

https://github.com/riscv/riscv-compliance

where the simulated model is used to provide the reference signatures for compliance testing. The Imperas OVPsim RISC-V models are used as reference in both open source and commercial instruction stream test generators for hardware design verification, for example:

http://valtrix.in/sting from Valtrix

https://github.com/google/riscv-dv from Google

The Imperas OVPsim RISC-V models are also used by commercial and open source RISC-V Core RTL developers as a reference to ensure correct functionality of their IP.

#### 1.15 References

The Model details are based upon the following specifications:

RISC-V Instruction Set Manual, Volume I: User-Level ISA (User Architecture Version 20190305-Base-Ratification)

RISC-V Instruction Set Manual, Volume II: Privileged Architecture (Privileged Architecture Version 20190405-Priv-MSU-Ratification)

SiFive U54-MC Core Complex Manual v1p0

# SiFive-Specific Extensions

SiFive processors can add various custom extensions to the basic RISC-V architecture. This model implements the following:

### 2.1 SiFive-Specific CSRs

This section describes SiFive-specific CSRs implemented by this variant. Refer to SiFive reference documentation for more information.

### 2.1.1 bpm (csr num 0x7c0)

Reading and writing the SiFive custom M-Mode Branch Prediction Mode CSR is supported. Since this register controls only micro-architectural behavior, which is not modeled, the setting of this register has no effect.

#### 2.1.2 featureDisable (csr num 0x7c1)

Reading and writing the SiFive custom M-Mode Feature Disable CSR is supported. Since this register controls only micro-architectural behavior, which is not modeled, the setting of this register has no effect, and all fields are hardwired to 0.

### 2.2 SiFive-Specific Instructions

This section describes SiFive-specific instructions implemented by this variant. Refer to SiFive reference documentation for more information.

#### 2.2.1 CFLUSH.D.L1

31	20	19	15	14		12	11	7	6		0
1111	11000000		Rs1		000			00000		1110011	
										(System)	

Instruction to flush the DCACHE L1 line for the address in Rs1. This instruction will generate exceptions for attempts to flush addresses that are not writable, but since caches are not modeled will otherwise have no effect.

#### 2.2.2 CDISCARD.D.L1

31	20	19	15	14	12	11	7	6		0
1111110	00010		Rs1		000	00000		1	110011	
								(S	ystem)	

Instruction to discard the DCACHE L1 line for the address in Rs1. This instruction will generate exceptions for attempts to flush addresses that are not writable, but since caches are not modeled will otherwise have no effect.

#### 2.2.3 **CEASE**

31 20	19	15	14	12	11	7	6	0
001100000101	00000		000		00000		1110011	
							(System)	

Instruction to cease execution until the hart is reset.

# Configuration

#### 3.1 Location

This model's VLNV is sifive.ovpworld.org/processor/riscv/1.0.

The model source is usually at:

\$IMPERAS\_HOME/ImperasLib/source/sifive.ovpworld.org/processor/riscv/1.0

The model binary is usually at:

\$IMPERAS\_HOME/lib/\$IMPERAS\_ARCH/ImperasLib/sifive.ovpworld.org/processor/riscv/1.0

### 3.2 GDB Path

The default GDB for this model is: \$IMPERAS\_HOME/lib/\$IMPERAS\_ARCH/gdb/riscv-none-embed-gdb.

### 3.3 Semi-Host Library

The default semi-host library file is riscv.ovpworld.org/semihosting/pk/1.0

### 3.4 Processor Endian-ness

This is a LITTLE endian model.

### 3.5 QuantumLeap Support

This processor is qualified to run in a QuantumLeap enabled simulator.

### 3.6 Processor ELF code

The ELF code supported by this model is: 0xf3.

# All Variants in this model

This model has these variants

Variant	Description
E20	
E21	
E24	
E31	
E34	
E76	
E51	
S21	
S51	
S54	
S76	
U54	(described in this document)
U74	

Table 4.1: All Variants in this model

# **Bus Master Ports**

This model has these bus master ports.

Name	min	max	Connect?	Description
INSTRUCTION	32	64	mandatory	Instruction bus
DATA	32	64	optional	Data bus

Table 5.1: Bus Master Ports

# **Bus Slave Ports**

This model has no bus slave ports.

# Net Ports

This model has these net ports.

Name	Type	Connect?	Description
hart0_reset	input	optional	Reset
hart0_reset_addr	input	optional	externally-applied reset address
hart0_nmi	input	optional	NMI
hart0_nmi_addr	input	optional	externally-applied NMI address
hart0_SSWInterrupt	input	optional	Supervisor software interrupt
hart0_MSWInterrupt	input	optional	Machine software interrupt
hart0_STimerInterrupt	input	optional	Supervisor timer interrupt
hart0_MTimerInterrupt	input	optional	Machine timer interrupt
hart0_SExternalInterrupt	input	optional	Supervisor external interrupt
hart0_MExternalInterrupt	input	optional	Machine external interrupt
hart0_LocalInterrupt0	input	optional	Local Interrupt 0
hart0_LocalInterrupt1	input	optional	Local Interrupt 1
hart0_LocalInterrupt2	input	optional	Local Interrupt 2
hart0_LocalInterrupt3	input	optional	Local Interrupt 3
hart0_LocalInterrupt4	input	optional	Local Interrupt 4
hart0_LocalInterrupt5	input	optional	Local Interrupt 5
hart0_LocalInterrupt6	input	optional	Local Interrupt 6
hart0_LocalInterrupt7	input	optional	Local Interrupt 7
hart0_LocalInterrupt8	input	optional	Local Interrupt 8
hart0_LocalInterrupt9	input	optional	Local Interrupt 9
hart0_LocalInterrupt10	input	optional	Local Interrupt 10
hart0_LocalInterrupt11	input	optional	Local Interrupt 11
hart0_LocalInterrupt12	input	optional	Local Interrupt 12
hart0_LocalInterrupt13	input	optional	Local Interrupt 13
hart0_LocalInterrupt14	input	optional	Local Interrupt 14
hart0_LocalInterrupt15	input	optional	Local Interrupt 15
hart0_LocalInterrupt16	input	optional	Local Interrupt 16
hart0_LocalInterrupt17	input	optional	Local Interrupt 17
hart0_LocalInterrupt18	input	optional	Local Interrupt 18
hart0_LocalInterrupt19	input	optional	Local Interrupt 19
hart0_LocalInterrupt20	input	optional	Local Interrupt 20

hart0_LocalInterrupt21 inp hart0_LocalInterrupt22 inp	ut optiona	al   Local Interrupt 21
	ut options	al Local Interrupt 22
hart0_LocalInterrupt23 inp	-	-
hart0_LocalInterrupt24 inp	-	-
hart0_LocalInterrupt25 inp	_	-
hart0_LocalInterrupt26 inp	•	-
hart0_LocalInterrupt27 inp		_
hart0_LocalInterrupt28 inp		-
hart0_LocalInterrupt29 inp	-	-
hart0_LocalInterrupt30 inp		
hart0_LocalInterrupt31 inp	_	-
		-
hart0_LocalInterrupt32 inp		
hart0_LocalInterrupt33 inp	_	
hart0_LocalInterrupt34 inp		
hart0_LocalInterrupt35 inp	_	<del>_</del>
hart0_LocalInterrupt36 inp		
hart0_LocalInterrupt37 inp		-
hart0_LocalInterrupt38 inp		
hart0_LocalInterrupt39 inp		
hart0_LocalInterrupt40 inp		
hart0_LocalInterrupt41 inp		_
hart0_LocalInterrupt42 inp		_
hart0_LocalInterrupt43 inp		
hart0_LocalInterrupt44 inp		
hart0_LocalInterrupt45 inp	_	-
hart0_LocalInterrupt46 inp	_	
hart0_LocalInterrupt47 inp	ut options	al Local Interrupt 47
hart0_irq_ack_o out	put options	al interrupt acknowledge (pulse)
hart0_irq_id_o out	put options	al acknowledged interrupt id (valid during
		irq_ack_o pulse)
hart0_sec_lvl_o out	put optiona	al current privilege level
hart0_LR_address out	put optiona	al Port written with effective address for LR
		instruction
hart0_SC_address out	put optiona	al Port written with effective address for SC
		instruction
hart0_SC_valid inp	ut optiona	al SC_address valid input signal
hart0_AMO_active out	put options	al Port written with code indicating active
		AMO
hart0_deferint inp	ut options	al Artifact signal causing interrupts to be
	_	held off when high

Table 7.1: Net Ports

# FIFO Ports

This model has no FIFO ports.

# Formal Parameters

Name	Type	Description
Fundamental		
variant	Enumeration	Selects variant (either a generic UISA or a specific model)
user_version	Enumeration	Specify required User Architecture version (2.2, 2.3 or 20190305)
priv_version	Enumeration	Specify required Privileged Architecture version (1.10, 1.11, 20190405 or
		master)
numHarts	Uns32	Specify the number of hart contexts in a multiprocessor
endian	Endian	Model endian
endianFixed	Boolean	Specify that data endianness is fixed (mstatus.{MBE,SBE,UBE} fields are read-only)
misa_MXL	Uns32	Override default value of misa.MXL
misa_Extensions	Uns32	Override default value of misa. Extensions
add_Extensions	String	Add extensions specified by letters to misa. Extensions (for example, specify
		"VD" to add V and D features)
misa_Extensions_mask	Uns32	Override mask of writable bits in misa. Extensions
add_Extensions_mask	String	Add extensions specified by letters to mask of writable bits in
		misa.Extensions (for example, specify "VD" to add V and D features)
Floating_Point		
mstatus_fs_mode	Enumeration	Specify conditions causing update of mstatus.FS to dirty (write_1, write_any
		or always_dirty)
d_requires_f	Boolean	If D and F extensions are separately enabled in the misa CSR, whether D
		is enabled only if F is enabled
mstatus_FS	Uns32	Override default value of mstatus.FS (initial state of floating point unit)
Zfh	Boolean	Specify that Zfh is implemented (IEEE half-precision floating point is supported)
Zfinx_version	Enumeration	Specify that Zfinx is implemented (use integer register file for floating point
		instructions) (none or 0.4)
Debug		
debug_mode	Enumeration	Specify how Debug mode is implemented (none, vector, interrupt or halt)
Simulation_Artifact		
ABI_d	Boolean	Specify whether D registers are used for parameters (ABI SemiHosting)
verbose	Boolean	Specify verbose output messages
enable_CSR_bus	Boolean	Add artifact CSR bus port, allowing CSR registers to be externally implemented
CSR_remap	String	Comma-separated list of CSR number mappings, each of the form <csr-< td=""></csr-<>
ACID	11 00	Name>= <number></number>
ASID_cache_size	Uns32	Specifies the number of different ASIDs for which TLB entries are cached;
2.5		a value of 0 implies no limit
Memory	D 1	
updatePTEA	Boolean	Specify whether hardware update of PTE A bit is supported
updatePTED	Boolean	Specify whether hardware update of PTE D bit is supported

unaligned	Boolean	Specify whether the processor supports unaligned memory accesses		
unalignedAMO	Boolean	Specify whether the processor supports unaligned memory accesses for AMO		
	Doolouii	instructions		
ASID_bits	Uns32	Specify the number of implemented ASID bits		
lr_sc_grain	Uns32	Specify byte granularity of ll/sc lock region (constrained to a power of two)		
PMP_grain	Uns32	Specify PMP region granularity, G $(0 = >4 \text{ bytes}, 1 = >8 \text{ bytes}, \text{ etc})$		
PMP_registers	Uns32	Specify the number of implemented PMP address registers		
PMP_max_page	Uns32	Specify the maximum size of PMP region to map if non-zero (may improve		
I ag		performance; constrained to a power of two)		
PMP_decompose	Boolean	Whether unaligned PMP accesses are decomposed into separate aligned accesses		
Sv_modes	Uns32	Specify bit mask of implemented Sv modes (e.g. 1<<8 is Sv39)		
Instruction_CSR_Behavior		The state of the s		
wfi_is_nop	Boolean	Specify whether WFI should be treated as a NOP (if not, halt while waiting		
		for interrupts)		
counteren_mask	Uns32	Specify hardware-enforced mask of writable bits in mcounteren/scounteren		
oo amorem mash	0 11002	registers		
noinhibit_mask	Uns32	Specify hardware-enforced mask of always-zero bits in mcountinhibit register		
cycle_undefined	Boolean	Specify that the cycle CSR is undefined (reads to it are emulated by a		
cycle_undenned	Boolean	Machine mode trap)		
time_undefined	Boolean	Specify that the time CSR is undefined (reads to it are emulated by a Ma-		
time_undermed	Doolean	chine mode trap)		
instret_undefined	Boolean	Specify that the instret CSR is undefined (reads to it are emulated by a		
mstret_undermed	Doolean	Machine mode trap)		
Interrupts_Exceptions		wachine mode trap)		
mtvec_is_ro	Boolean	Specify whether mtvec CSR is read-only		
	Uns32	Specify hardware-enforced alignment of mtvec/stvec/utvec when Vectored		
tvec_align	Uns32	interrupt mode enabled		
ecode_mask	Uns64	Specify hardware-enforced mask of writable bits in xcause. Exception Code		
ecode_nmi	Uns64	Specify xcause.ExceptionCode for NMI		
tval_zero	Boolean	Specify whether mtval/stval/utval are hard wired to zero		
tval_zero_ebreak	Boolean	Specify whether mtval/stval/utval are set to zero by an ebreak		
tval_ii_code	Boolean	Specify whether mtval/stval contain faulting instruction bits on illegal in-		
		struction exception		
xret_preserves_lr	Boolean	Whether an xRET instruction preserves the value of LR		
reset_address	Uns64	Override reset vector address		
nmi_address	Uns64	Override NMI vector address		
local_int_num	Uns32	Specify number of supplemental local interrupts		
unimp_int_mask	Uns64	Specify mask of unimplemented interrupts (e.g. 1<<9 indicates Supervisor		
-		external interrupt unimplemented)		
force_mideleg	Uns64	Specify mask of interrupts always delegated to lower-priority execution level		
-		from Machine execution level		
force_sideleg	Uns64	Specify mask of interrupts always delegated to User execution level from		
		Supervisor execution level		
no_ideleg	Uns64	Specify mask of interrupts that cannot be delegated to lower-priority execu-		
	•	tion levels		
no_edeleg	Uns64	Specify mask of exceptions that cannot be delegated to lower-priority exe-		
		cution levels		
external_int_id	Boolean	Whether to add nets allowing External Interrupt ID codes to be forced		
CSR_Masks		5 s.p. 22 23 33 33 33 33 33 33 33 33 33 33 33		
mtvec_mask	Uns64	Specify hardware-enforced mask of writable bits in mtvec register		
stvec_mask	Uns64	Specify hardware-enforced mask of writable bits in stree register		
MXL_writable	Boolean	Specify that misa.MXL is writable (feature under development)		
SXL_writable	Boolean	Specify that misa. MAL is writable (feature under development)  Specify that mstatus. SXL is writable (feature under development)		
UXL_writable	Boolean	Specify that instatus.SAL is writable (feature under development)  Specify that mstatus.UXL is writable (feature under development)		
	Doolean	Specify that histatus. OAL is writable (leature under development)		
Trigger				

trigger_num	Uns32	Specify the number of implemented hardware triggers	
CSR_Defauts			
mvendorid	Uns64	Override mvendorid register	
marchid	Uns64	Override marchid register	
mimpid	Uns64	Override mimpid register	
mhartid	Uns64	Override mhartid register (or first mhartid of an incrementing sequence if	
		this is an SMP variant)	
mtvec	Uns64	Override mtvec register	
Fast_Interrupt			
CLICLEVELS	Uns32	Specify number of interrupt levels implemented by CLIC, or 0 if CLIC absent	

Table 9.1: Parameters that can be set in: SMP

### 9.1 Parameters with enumerated types

#### 9.1.1 Parameter user\_version

Set to this value	Description
2.2	User Architecture Version 2.2
2.3	Deprecated and equivalent to 20190305
20190305	User Architecture Version 20190305-Base-Ratification

Table 9.2: Values for Parameter user\_version

### 9.1.2 Parameter priv\_version

Set to this value	Description
1.10	Privileged Architecture Version 1.10
1.11	Deprecated and equivalent to 20190405
20190405	Privileged Architecture Version 20190405-Priv-MSU-Ratification
master	Privileged Architecture Master Branch (1.12 draft)

Table 9.3: Values for Parameter priv\_version

#### 9.1.3 Parameter mstatus\_fs\_mode

Set to this value	Description
write_1	Any non-zero flag result sets mstatus.fs dirty
write_any	Any write of flags sets mstatus.fs dirty
always_dirty	mstatus.fs is either off or dirty

Table 9.4: Values for Parameter mstatus\_fs\_mode

#### 9.1.4 Parameter debug\_mode

Set to this value	Description
none	Debug mode not implemented
vector	Debug mode implemented by execution at vector
interrupt	Debug mode implemented by interrupt
halt	Debug mode implemented by halt

Table 9.5: Values for Parameter debug\_mode

### 9.1.5 Parameter Zfinx\_version

Set to this value	Description
none	Zfinx not implemented
0.4	Zfinx version 0.4

Table 9.6: Values for Parameter Zfinx\_version

# **Execution Modes**

Mode	Code	Description
User	0	User mode
Supervisor	1	Supervisor mode
Machine	3	Machine mode

Table 10.1: Modes implemented in: SMP

Mode	Code	Description
User	0	User mode
Supervisor	1	Supervisor mode
Machine	3	Machine mode

Table 10.2: Modes implemented in: Hart

# Exceptions

Exception	Code	Description
InstructionAddressMisaligned	0	Fetch from unaligned address
InstructionAccessFault	1	No access permission for fetch
IllegalInstruction	2	Undecoded, unimplemented or disabled instruc-
		tion
Breakpoint	3	EBREAK instruction executed
LoadAddressMisaligned	4	Load from unaligned address
LoadAccessFault	5	No access permission for load
StoreAMOAddressMisaligned	6	Store/atomic memory operation at unaligned
		address
StoreAMOAccessFault	7	No access permission for store/atomic memory
		operation
EnvironmentCallFromUMode	8	ECALL instruction executed in User mode
EnvironmentCallFromSMode	9	ECALL instruction executed in Supervisor
		mode
EnvironmentCallFromMMode	11	ECALL instruction executed in Machine mode
InstructionPageFault	12	Page fault at fetch address
LoadPageFault	13	Page fault at load address
StoreAMOPageFault	15	Page fault at store/atomic memory operation
		address
SSWInterrupt	65	Supervisor software interrupt
MSWInterrupt	67	Machine software interrupt
STimerInterrupt	69	Supervisor timer interrupt
MTimerInterrupt	71	Machine timer interrupt
SExternalInterrupt	73	Supervisor external interrupt
MExternalInterrupt	75	Machine external interrupt
LocalInterrupt0	80	Local interrupt 0
LocalInterrupt1	81	Local interrupt 1
LocalInterrupt2	82	Local interrupt 2
LocalInterrupt3	83	Local interrupt 3
LocalInterrupt4	84	Local interrupt 4
LocalInterrupt5	85	Local interrupt 5
LocalInterrupt6	86	Local interrupt 6

LocalInterrupt7	87	Local interrupt 7
LocalInterrupt8	88	Local interrupt 8
LocalInterrupt9	89	Local interrupt 9
LocalInterrupt10	90	Local interrupt 10
LocalInterrupt11	91	Local interrupt 11
LocalInterrupt12	92	Local interrupt 12
LocalInterrupt13	93	Local interrupt 13
LocalInterrupt14	94	Local interrupt 14
LocalInterrupt15	95	Local interrupt 15
LocalInterrupt16	96	Local interrupt 16
LocalInterrupt17	97	Local interrupt 17
LocalInterrupt18	98	Local interrupt 18
LocalInterrupt19	99	Local interrupt 19
LocalInterrupt20	100	Local interrupt 20
LocalInterrupt21	101	Local interrupt 21
LocalInterrupt22	102	Local interrupt 22
LocalInterrupt23	103	Local interrupt 23
LocalInterrupt24	104	Local interrupt 24
LocalInterrupt25	105	Local interrupt 25
LocalInterrupt26	106	Local interrupt 26
LocalInterrupt27	107	Local interrupt 27
LocalInterrupt28	108	Local interrupt 28
LocalInterrupt29	109	Local interrupt 29
LocalInterrupt30	110	Local interrupt 30
LocalInterrupt31	111	Local interrupt 31
LocalInterrupt32	112	Local interrupt 32
LocalInterrupt33	113	Local interrupt 33
LocalInterrupt34	114	Local interrupt 34
LocalInterrupt35	115	Local interrupt 35
LocalInterrupt36	116	Local interrupt 36
LocalInterrupt37	117	Local interrupt 37
LocalInterrupt38	118	Local interrupt 38
LocalInterrupt39	119	Local interrupt 39
LocalInterrupt40	120	Local interrupt 40
LocalInterrupt41	121	Local interrupt 41
LocalInterrupt42	122	Local interrupt 42
LocalInterrupt43	123	Local interrupt 43
LocalInterrupt44	124	Local interrupt 44
LocalInterrupt45	125	Local interrupt 45
LocalInterrupt46	126	Local interrupt 46
LocalInterrupt47	127	Local interrupt 47

Table 11.1: Exceptions implemented in: Hart

# Hierarchy of the model

A CPU core may be configured to instance many processors of a Symmetrical Multi Processor (SMP). A CPU core may also have sub elements within a processor, for example hardware threading blocks.

OVP processor models can be written to include SMP blocks and to have many levels of hierarchy. Some OVP CPU models may have a fixed hierarchy, and some may be configured by settings in a configuration register. Please see the register definitions of this model.

This model documentation shows the settings and hierarchy of the default settings for this model variant.

### 12.1 Level 1: SMP

This level in the model hierarchy has 2 commands. This level in the model hierarchy has no register groups. This level in the model hierarchy has one child: hart0

#### 12.2 Level 2: Hart

This level in the model hierarchy has 3 commands. This level in the model hierarchy has 6 register groups:

Group name	Registers
Core	33
Floating_point	32
User_Control_and_Status	34
Supervisor_Control_and_Status	10
Machine_Control_and_Status	97
Integration_support	2

Table 12.1: Register groups

This level in the model hierarchy has no children.

# **Model Commands**

A Processor model can implement one or more **Model Commands** available to be invoked from the simulator command line, from the OP API or from the Imperas Multiprocessor Debugger.

### 13.1 Level 1: SMP

#### 13.1.1 isync

specify instruction address range for synchronous execution

Argument	Type	Description			
-addresshi	Uns64	end address of synchronous execution range			
-addresslo	Uns64	start address of synchronous execution range			

Table 13.1: isync command arguments

### 13.1.2 itrace

enable or disable instruction tracing

Argument	Type	Description
-after	Uns64	apply after this many instructions
-enable	Boolean	enable instruction tracing
-instructioncount	Boolean	include the instruction number in each trace
-off	Boolean	disable instruction tracing
-on	Boolean	enable instruction tracing
-registerchange	Boolean	show registers changed by this instruction
-registers	Boolean	show registers after each trace

Table 13.2: itrace command arguments

### 13.2 Level 2: Hart

### 13.2.1 dumpTLB

### 13.2.1.1 Argument description

show TLB contents

### 13.2.2 isync

specify instruction address range for synchronous execution

Argument	Type	Description		
-addresshi	Uns64	end address of synchronous execution range		
-addresslo	Uns64	start address of synchronous execution range		

Table 13.3: isync command arguments

#### 13.2.3 itrace

enable or disable instruction tracing

Argument	Type	Description
-after	Uns64	apply after this many instructions
-enable	Boolean	enable instruction tracing
-instructioncount	Boolean	include the instruction number in each trace
-off	Boolean	disable instruction tracing
-on	Boolean	enable instruction tracing
-registerchange	Boolean	show registers changed by this instruction
-registers	Boolean	show registers after each trace

Table 13.4: itrace command arguments

# Registers

### 14.1 Level 1: SMP

No registers.

## 14.2 Level 2: Hart

### 14.2.1 Core

Registers at level:2, type:Hart group:Core

Name	Bits	Initial-Hex	RW	Description
zero	64	0	r-	
ra	64	0	rw	
sp	64	0	rw	stack pointer
gp	64	0	rw	
tp	64	0	rw	
t0	64	0	rw	
t1	64	0	rw	
t2	64	0	rw	
s0	64	0	rw	
s1	64	0	rw	
a0	64	0	rw	
a1	64	0	rw	
a2	64	0	rw	
a3	64	0	rw	
a4	64	0	rw	
a5	64	0	rw	
a6	64	0	rw	
a7	64	0	rw	
s2	64	0	rw	
s3	64	0	rw	
s4	64	0	rw	
s5	64	0	rw	
s6	64	0	rw	
s7	64	0	rw	
s8	64	0	rw	
s9	64	0	rw	
s10	64	0	rw	
s11	64	0	rw	

t3	64	0	rw	
t4	64	0	rw	
t5	64	0	rw	
t6	64	0	rw	
рс	64	0	rw	program counter

Table 14.1: Registers at level 2, type:Hart group:Core

### 14.2.2 Floating\_point

Registers at level:2, type:Hart group:Floating\_point

Name	Bits	Initial-Hex	RW	Description
ft0	64	0	rw	
ft1	64	0	rw	
ft2	64	0	rw	
ft3	64	0	rw	
ft4	64	0	rw	
ft5	64	0	rw	
ft6	64	0	rw	
ft7	64	0	rw	
fs0	64	0	rw	
fs1	64	0	rw	
fa0	64	0	rw	
fa1	64	0	rw	
fa2	64	0	rw	
fa3	64	0	rw	
fa4	64	0	rw	
fa5	64	0	rw	
fa6	64	0	rw	
fa7	64	0	rw	
fs2	64	0	rw	
fs3	64	0	rw	
fs4	64	0	rw	
fs5	64	0	rw	
fs6	64	0	rw	
fs7	64	0	rw	
fs8	64	0	rw	
fs9	64	0	rw	
fs10	64	0	rw	
fs11	64	0	rw	
ft8	64	0	rw	
ft9	64	0	rw	
ft10	64	0	rw	
ft11	64	0	rw	

Table 14.2: Registers at level 2, type:Hart group:Floating\_point

### 14.2.3 User\_Control\_and\_Status

Registers at level:2, type:Hart group:User\_Control\_and\_Status

Name	Bits	Initial-Hex	RW	Description
fflags	64	0	rw	Floating-Point Flags
frm	64	0	rw	Floating-Point Rounding Mode

fcsr	64	0	rw	Floating-Point Control and Status
cycle	64	0	r-	Cycle Counter
instret	64	0	r-	Instructions Retired
hpmcounter3	64	0	r-	Performance Monitor Counter 3
hpmcounter4	64	0	r-	Performance Monitor Counter 4
hpmcounter5	64	0	r-	Performance Monitor Counter 5
hpmcounter6	64	0	r-	Performance Monitor Counter 6
hpmcounter7	64	0	r-	Performance Monitor Counter 7
hpmcounter8	64	0	r-	Performance Monitor Counter 8
hpmcounter9	64	0	r-	Performance Monitor Counter 9
hpmcounter10	64	0	r-	Performance Monitor Counter 10
hpmcounter11	64	0	r-	Performance Monitor Counter 11
hpmcounter12	64	0	r-	Performance Monitor Counter 12
hpmcounter13	64	0	r-	Performance Monitor Counter 13
hpmcounter14	64	0	r-	Performance Monitor Counter 14
hpmcounter15	64	0	r-	Performance Monitor Counter 15
hpmcounter16	64	0	r-	Performance Monitor Counter 16
hpmcounter17	64	0	r-	Performance Monitor Counter 17
hpmcounter18	64	0	r-	Performance Monitor Counter 18
hpmcounter19	64	0	r-	Performance Monitor Counter 19
hpmcounter20	64	0	r-	Performance Monitor Counter 20
hpmcounter21	64	0	r-	Performance Monitor Counter 21
hpmcounter22	64	0	r-	Performance Monitor Counter 22
hpmcounter23	64	0	r-	Performance Monitor Counter 23
hpmcounter24	64	0	r-	Performance Monitor Counter 24
hpmcounter25	64	0	r-	Performance Monitor Counter 25
hpmcounter26	64	0	r-	Performance Monitor Counter 26
hpmcounter27	64	0	r-	Performance Monitor Counter 27
hpmcounter28	64	0	r-	Performance Monitor Counter 28
hpmcounter29	64	0	r-	Performance Monitor Counter 29
hpmcounter30	64	0	r-	Performance Monitor Counter 30
hpmcounter31	64	0	r-	Performance Monitor Counter 31

Table 14.3: Registers at level 2, type:Hart group:User\_Control\_and\_Status

### $14.2.4 \quad Supervisor\_Control\_and\_Status$

Registers at level:2, type:Hart group:Supervisor\_Control\_and\_Status

Name	Bits	Initial-Hex	RW	Description
sstatus	64	2 00000000	rw	Supervisor Status
sie	64	0	rw	Supervisor Interrupt Enable
stvec	64	0	rw	Supervisor Trap-Vector Base-Address
scounteren	64	0	rw	Supervisor Counter Enable
sscratch	64	0	rw	Supervisor Scratch
sepc	64	0	rw	Supervisor Exception Program Counter
scause	64	0	rw	Supervisor Cause
stval	64	0	rw	Supervisor Trap Value
sip	64	0	rw	Supervisor Interrupt Pending
satp	64	0	rw	Supervisor Address Translation and Protection

Table 14.4: Registers at level 2, type:Hart group:Supervisor\_Control\_and\_Status

### 14.2.5 Machine\_Control\_and\_Status

 $Registers\ at\ level: 2,\ type: Hart\ group: Machine\_Control\_and\_Status$ 

Name	Bits	Initial-Hex	RW	Description
mstatus	64	a 00000000	rw	Machine Status
misa	64	80000000	rw	ISA and Extensions
IIIISa	04	0014112d	1 W	13A and Extensions
medeleg	64	0	rw	Machine Exception Delegation
mideleg	64	0	rw	Machine Interrupt Delegation
mie	64	0	rw	Machine Interrupt Enable
mtvec	64	0	rw	Machine Trap-Vector Base-Address
mcounteren	64	0	rw	Machine Counter Enable
mcountinhibit	64	0	rw	Machine Counter Inhibit
mhpmevent3	64	0	rw	Machine Performance Monitor Event Select 3
mhpmevent4	64	0	rw	Machine Performance Monitor Event Select 4
mhpmevent5	64	0		Machine Performance Monitor Event Select 5
mhpmevent6	64	0	rw	Machine Performance Monitor Event Select 6
mhpmevent7	64	0	rw	Machine Performance Monitor Event Select 6  Machine Performance Monitor Event Select 7
_	64	0	rw	Machine Performance Monitor Event Select 8
mhpmevent8	64	0	rw	Machine Performance Monitor Event Select 8  Machine Performance Monitor Event Select 9
mhpmevent9			rw	
mhpmevent10	64	0	rw	Machine Performance Monitor Event Select 10  Machine Performance Monitor Event Select 11
mhpmevent11			rw	
mhpmevent12	64	0	rw	Machine Performance Monitor Event Select 12
mhpmevent13	64	0	rw	Machine Performance Monitor Event Select 13
mhpmevent14	64	0	rw	Machine Performance Monitor Event Select 14
mhpmevent15	64	0	rw	Machine Performance Monitor Event Select 15
mhpmevent16	64	0	rw	Machine Performance Monitor Event Select 16
mhpmevent17	64	0	rw	Machine Performance Monitor Event Select 17
mhpmevent18	64	0	rw	Machine Performance Monitor Event Select 18
mhpmevent19	64	0	rw	Machine Performance Monitor Event Select 19
mhpmevent20	64	0	rw	Machine Performance Monitor Event Select 20
mhpmevent21	64	0	rw	Machine Performance Monitor Event Select 21
mhpmevent22	64	0	rw	Machine Performance Monitor Event Select 22
mhpmevent23	64	0	rw	Machine Performance Monitor Event Select 23
mhpmevent24	64	0	rw	Machine Performance Monitor Event Select 24
mhpmevent25	64	0	rw	Machine Performance Monitor Event Select 25
mhpmevent26	64	0	rw	Machine Performance Monitor Event Select 26
mhpmevent27	64	0	rw	Machine Performance Monitor Event Select 27
mhpmevent28	64	0	rw	Machine Performance Monitor Event Select 28
mhpmevent29	64	0	rw	Machine Performance Monitor Event Select 29
mhpmevent30	64	0	rw	Machine Performance Monitor Event Select 30
mhpmevent31	64	0	rw	Machine Performance Monitor Event Select 31
mscratch	64	0	rw	Machine Scratch
mepc	64	0	rw	Machine Exception Program Counter
mcause	64	0	rw	Machine Cause
mtval	64	0	rw	Machine Trap Value
mip	64	0	rw	Machine Interrupt Pending
pmpcfg0	64	0	rw	Physical Memory Protection Configuration 0
pmpcfg2	64	0	rw	Physical Memory Protection Configuration 2
pmpaddr0	64	0	rw	Physical Memory Protection Address 0
pmpaddr1	64	0	rw	Physical Memory Protection Address 1
pmpaddr2	64	0	rw	Physical Memory Protection Address 2
pmpaddr3	64	0	rw	Physical Memory Protection Address 3
pmpaddr4	64	0	rw	Physical Memory Protection Address 4
pmpaddr5	64	0	rw	Physical Memory Protection Address 5
pmpaddr6	64	0	rw	Physical Memory Protection Address 6
r		_		J

pmpaddr7	64	0	rw	Physical Memory Protection Address 7
pmpaddr8	64	0	rw	Physical Memory Protection Address 8
pmpaddr9	64	0	rw	Physical Memory Protection Address 9
pmpaddr10	64	0	rw	Physical Memory Protection Address 10
pmpaddr11	64	0	rw	Physical Memory Protection Address 11
pmpaddr12	64	0	rw	Physical Memory Protection Address 12
pmpaddr13	64	0	rw	Physical Memory Protection Address 13
pmpaddr14	64	0	rw	Physical Memory Protection Address 14
pmpaddr15	64	0	rw	Physical Memory Protection Address 15
bpm*	64	0	rw	SiFive Branch Prediction Mode
featureDisable*	64	0	rw	SiFive FeatureDisable
mcycle	64	0	rw	Machine Cycle Counter
minstret	64	0	rw	Machine Instructions Retired
mhpmcounter3	64	0	rw	Machine Performance Monitor Counter 3
mhpmcounter4	64	0	rw	Machine Performance Monitor Counter 4
mhpmcounter5	64	0	rw	Machine Performance Monitor Counter 5
mhpmcounter6	64	0	rw	Machine Performance Monitor Counter 6
mhpmcounter7	64	0	rw	Machine Performance Monitor Counter 7
mhpmcounter8	64	0	rw	Machine Performance Monitor Counter 8
mhpmcounter9	64	0	rw	Machine Performance Monitor Counter 9
mhpmcounter10	64	0	rw	Machine Performance Monitor Counter 10
mhpmcounter11	64	0	rw	Machine Performance Monitor Counter 11
mhpmcounter12	64	0	rw	Machine Performance Monitor Counter 12
mhpmcounter13	64	0	rw	Machine Performance Monitor Counter 13
mhpmcounter14	64	0	rw	Machine Performance Monitor Counter 14
mhpmcounter15	64	0	rw	Machine Performance Monitor Counter 15
mhpmcounter16	64	0	rw	Machine Performance Monitor Counter 16
mhpmcounter17	64	0	rw	Machine Performance Monitor Counter 17
mhpmcounter18	64	0	rw	Machine Performance Monitor Counter 18
mhpmcounter19	64	0	rw	Machine Performance Monitor Counter 19
mhpmcounter20	64	0	rw	Machine Performance Monitor Counter 20
mhpmcounter21	64	0	rw	Machine Performance Monitor Counter 21
mhpmcounter22	64	0	rw	Machine Performance Monitor Counter 22
mhpmcounter23	64	0	rw	Machine Performance Monitor Counter 23
mhpmcounter24	64	0	rw	Machine Performance Monitor Counter 24
mhpmcounter25	64	0	rw	Machine Performance Monitor Counter 25
mhpmcounter26	64	0	rw	Machine Performance Monitor Counter 26
mhpmcounter27	64	0	rw	Machine Performance Monitor Counter 27
mhpmcounter28	64	0	rw	Machine Performance Monitor Counter 28
mhpmcounter29	64	0	rw	Machine Performance Monitor Counter 29
mhpmcounter30	64	0	rw	Machine Performance Monitor Counter 30
mhpmcounter31	64	0	rw	Machine Performance Monitor Counter 31
mvendorid	64	0	r-	Vendor ID
marchid	64	0	r-	Architecture ID
mimpid	64	0	r-	Implementation ID
mhartid	64	0	r-	Hardware Thread ID
1111011 0101	O-T		1-	TIME AT THE COURT ID

Table 14.5: Registers at level 2, type:Hart group:Machine\_Control\_and\_Status

### 14.2.6 Integration\_support

Registers at level:2, type:Hart group:Integration\_support

<sup>\*</sup> Registers marked with an asterisk are part of the processor extension library.

Name	Bits	Initial-Hex	RW	Description
LRSCAddress	64	TITHTH TITHTH	rw	LR/SC active lock address
commercial	8	0	r-	Commercial feature in use

Table 14.6: Registers at level 2, type:Hart group:Integration\_support