

OVP Guide to Using Processor Models

Model specific information for ARM_Cortex-M33

Imperas Software Limited Imperas Buildings, North Weston Thame, Oxfordshire, OX9 2HA, U.K. docs@imperas.com



| Author | Imperas Software Limited |
|----------|--|
| Version | 20210408.0 |
| Filename | OVP_Model_Specific_Information_armm_Cortex-M33.pdf |
| Created | 5 May 2021 |
| Status | OVP Standard Release |

Copyright Notice

Copyright (c) 2021 Imperas Software Limited. All rights reserved. This software and documentation contain information that is the property of Imperas Software Limited. The software and documentation are furnished under a license agreement and may be used or copied only in accordance with the terms of the license agreement. No part of the software and documentation may be reproduced, transmitted, or translated, in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without prior written permission of Imperas Software Limited, or as expressly provided by the license agreement.

Right to Copy Documentation

The license agreement with Imperas permits licensee to make copies of the documentation for its internal use only. Each copy shall include all copyrights, trademarks, service marks, and proprietary rights notices, if any.

Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the readers responsibility to determine the applicable regulations and to comply with them.

Disclaimer

IMPERAS SOFTWARE LIMITED, AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Model Release Status

This model is released as part of OVP releases and is included in OVPworld packages. Please visit OVPworld.org.

Contents

| 1 | Ove | erview | 1 |
|----------|------|--|-----------|
| | 1.1 | Description | 1 |
| | 1.2 | Licensing | 1 |
| | 1.3 | Limitations | 2 |
| | 1.4 | Verification | 2 |
| | 1.5 | Features | 2 |
| | 1.6 | Unpredictable Behavior | 3 |
| | | 1.6.1 Equal Target Registers | 3 |
| | | 1.6.2 Floating Point Load/Store Multiple Lists | 3 |
| | | 1.6.3 If-Then (IT) Block Constraints | 3 |
| | | 1.6.4 Use of R13 | 3 |
| | | 1.6.5 Use of R15 | 3 |
| 2 | Con | nfiguration | 5 |
| | 2.1 | Location | 5 |
| | 2.2 | GDB Path | 5 |
| | 2.3 | Semi-Host Library | 5 |
| | 2.4 | Processor Endian-ness | 5 |
| | 2.5 | QuantumLeap Support | 5 |
| | 2.6 | Processor ELF code | 5 |
| 3 | All | Variants in this model | 6 |
| 4 | Bus | Master Ports | 7 |
| 5 | Bus | Slave Ports | 8 |
| | | | |
| 6 | Net | Ports | 9 |
| 7 | FIF | O Ports | 10 |
| 8 | For | mal Parameters | 11 |
| 9 | Exe | cution Modes | 13 |
| 10 | Exc | eptions | 14 |
| -0 | | | |
| 11 | Hie | rarchy of the model | 15 |
| | 11.1 | Level 1 | 15 |

Imperas OVP Fast Processor Model Documentation for ARM_Cortex-M33

| 12 Model Commands | 1 |
|----------------------------|---|
| 12.1 Level 1 | 1 |
| 12.1.1 debugflags | 1 |
| 12.1.2 isync | 1 |
| 12.1.3 itrace | 1 |
| 13 Registers | 1 |
| 13.1 Level 1 | 1 |
| 13.1.1 Core | 1 |
| 13.1.2 Control | 1 |
| 13.1.3 System | 1 |
| 13.1.4 System_secure | 2 |
| 13.1.5 System_non_secure | 2 |
| 13.1.6 Integration_support | 2 |

Overview

This document provides the details of an OVP Fast Processor Model variant.

OVP Fast Processor Models are written in C and provide a C API for use in C based platforms. The models also provide a native interface for use in SystemC TLM2 platforms.

The models are written using the OVP VMI API that provides a Virtual Machine Interface that defines the behavior of the processor. The VMI API makes a clear line between model and simulator allowing very good optimization and world class high speed performance. Most models are provided as a binary shared object and also as source. This allows the download and use of the model binary or the use of the source to explore and modify the model.

The models are run through an extensive QA and regression testing process and most model families are validated using technology provided by the processor IP owners. There is a companion document (OVP Guide to Using Processor Models) which explains the general concepts of OVP Fast Processor Models and their use. It is downloadable from the OVPworld website documentation pages.

1.1 Description

ARMM Processor Model

1.2 Licensing

Usage of binary model under license governing simulator usage.

Note that for models of ARM CPUs the license includes the following terms:

Licensee is granted a non-exclusive, worldwide, non-transferable, revocable licence to:

If no source is being provided to the Licensee: use and copy only (no modifications rights are granted) the model for the sole purpose of designing, developing, analyzing, debugging, testing, verifying, validating and optimizing software which: (a) (i) is for ARM based systems; and (ii) does not incorporate the ARM Models or any part thereof; and (b) such ARM Models may not be used

to emulate an ARM based system to run application software in a production or live environment.

If source code is being provided to the Licensee: use, copy and modify the model for the sole purpose of designing, developing, analyzing, debugging, testing, verifying, validating and optimizing software which: (a) (i) is for ARM based systems; and (ii) does not incorporate the ARM Models or any part thereof; and (b) such ARM Models may not be used to emulate an ARM based system to run application software in a production or live environment.

In the case of any Licensee who is either or both an academic or educational institution the purposes shall be limited to internal use.

Except to the extent that such activity is permitted by applicable law, Licensee shall not reverse engineer, decompile, or disassemble this model. If this model was provided to Licensee in Europe, Licensee shall not reverse engineer, decompile or disassemble the Model for the purposes of error correction.

The License agreement does not entitle Licensee to manufacture in silicon any product based on this model.

The License agreement does not entitle Licensee to use this model for evaluating the validity of any ARM patent.

The License agreement does not entitle Licensee to use the model to emulate an ARM based system to run application software in a production or live environment.

Source of model available under separate Imperas Software License Agreement.

1.3 Limitations

Performance Monitors are not implemented.

Debug Extension and related blocks are not implemented.

1.4 Verification

Models have been extensively tested by Imperas. ARM Cortex-M models have been successfully used by customers to simulate the Micrium uC/OS-II kernel and FreeRTOS.

1.5 Features

The model is configured with 16 interrupts and 3 priority bits (use override_numInterrupts and override_priorityBits parameters to change these).

Thumb-2 instructions are supported.

MPU is present. Use parameter override_MPU_TYPE to disable it or change the number of MPU regions if required.

SysTick timer is present. Use parameter SysTickPresent to disable it if required.

FPU extension is not present. Use parameter override_MVFR0 to enable it if required.

DSP extension is present. Use parameter override_InstructionAttributes3 to disable it if required.

Bit-band region is not present. Use parameter BitBandPresent to enable it if required.

SAU is present. Use parameter override_SAU_TYPE to disable it or change the number of SAU regions if required.

SIE-200 IDAU not is present. Use parameter SIE200IDAUPresent to enable it if required.

1.6 Unpredictable Behavior

Many instruction behaviors are described in the ARM ARM as CONSTRAINED UNPRE-DICTABLE. This section describes how such situations are handled by this model.

1.6.1 Equal Target Registers

Some instructions allow the specification of two target registers (for example, double-width SMULL, or some VMOV variants), and such instructions are CONSTRAINED UNPREDICTABLE if the same target register is specified in both positions. In this model, such instructions are treated as UNDEFINED.

1.6.2 Floating Point Load/Store Multiple Lists

Instructions that load or store a list of floating point registers (e.g. VSTM, VLDM, VPUSH, VPOP) are CONSTRAINED UNPREDICTABLE if either the uppermost register in the specified range is greater than 32 or (for 64-bit registers) if more than 16 registers are specified. In this model, such instructions are treated as UNDEFINED.

1.6.3 If-Then (IT) Block Constraints

Where the behavior of an instruction in an if-then (IT) block is described as CONSTRAINED UNPREDICTABLE, this model treats that instruction as UNDEFINED.

1.6.4 Use of R13

Use of R13 is described as CONSTRAINED UNPREDICTABLE in many circumstances. This model allows R13 to be used like any other GPR.

1.6.5 Use of R15

Use of R15 is described as CONSTRAINED UNPREDICTABLE in many circumstances. This model allows such use to be configured using the parameter "unpredictableR15" as follows:

Value "undefined": any reference to R15 in such a situation is treated as UNDEFINED;

Value "nop": any reference to R15 in such a situation causes the instruction to be treated as a NOP;

Value "raz_wi": any reference to R15 in such a situation causes the instruction to be treated as a RAZ/WI (that is, R15 is read as zero and write-ignored);

Value "execute": any reference to R15 in such a situation is executed using the current value of R15 on read, and writes to R15 are allowed.

Value "assert": any reference to R15 in such a situation causes the simulation to halt with an assertion message (allowing any such unpredictable uses to be easily identified).

In this variant, the default value of "unpredictable R15" is "execute".

Configuration

2.1 Location

This model's VLNV is arm.ovpworld.org/processor/armm/1.0.

The model source is usually at:

\$IMPERAS_HOME/ImperasLib/source/arm.ovpworld.org/processor/armm/1.0

The model binary is usually at:

\$IMPERAS_HOME/lib/\$IMPERAS_ARCH/ImperasLib/arm.ovpworld.org/processor/armm/1.0

2.2 GDB Path

The default GDB for this model is: \$IMPERAS_HOME/lib/\$IMPERAS_ARCH/gdb/arm-none-eabi-gdb.

2.3 Semi-Host Library

The default semi-host library file is arm.ovpworld.org/semihosting/armNewlib/1.0

2.4 Processor Endian-ness

This model can be set to either endian-ness (normally by a pin, or the ELF code).

2.5 QuantumLeap Support

This processor is qualified to run in a QuantumLeap enabled simulator.

2.6 Processor ELF code

The ELF code supported by this model is: 0x28.

All Variants in this model

This model has these variants

| Variant | Description |
|---------------|------------------------------|
| ARMv6-M | |
| ARMv7-M | |
| Cortex-M0 | |
| Cortex-M0plus | |
| Cortex-M1 | |
| Cortex-M3 | |
| Cortex-M4 | |
| Cortex-M4F | |
| Cortex-M7 | |
| Cortex-M7F | |
| Cortex-M23 | |
| Cortex-M33 | (described in this document) |
| Cortex-M33F | |

Table 3.1: All Variants in this model

Bus Master Ports

This model has these bus master ports.

| Name | min | max | Connect? | Description |
|-------------|-----|-----|-----------|-------------|
| INSTRUCTION | 32 | 33 | mandatory | |
| DATA | 32 | 33 | optional | |

Table 4.1: Bus Master Ports

Bus Slave Ports

This model has no bus slave ports.

Net Ports

This model has these net ports.

| Name | Type | Connect? | Description |
|-------------|--------|----------|-------------|
| sysResetReq | output | optional | |
| intISS | output | optional | |
| eventOut | output | optional | |
| lockup | output | optional | |
| int | input | optional | |
| reset | input | optional | |
| nmi | input | optional | |
| eventIn | input | optional | |
| int0 | input | optional | |
| int1 | input | optional | |
| int2 | input | optional | |
| int3 | input | optional | |
| int4 | input | optional | |
| int5 | input | optional | |
| int6 | input | optional | |
| int7 | input | optional | |
| int8 | input | optional | |
| int9 | input | optional | |
| int10 | input | optional | |
| int11 | input | optional | |
| int12 | input | optional | |
| int13 | input | optional | |
| int14 | input | optional | |
| int15 | input | optional | |

Table 6.1: Net Ports

FIFO Ports

This model has no FIFO ports.

Formal Parameters

| Name | Type | Description |
|---------------------------------|-------------|--|
| variant | Enumeration | Selects variant (either a generic ISA or a specific model) |
| verbose Boolean | | Specify verbosity of output |
| showHiddenRegs Boolean | | Show hidden registers during register tracing |
| UAL | Boolean | Disassemble using UAL syntax |
| compatibility | Enumeration | Specify compatibility mode (ISA, gdb or nopBKPT) |
| unpredictableR15 | Enumeration | Specify behavior for UNPREDICTABLE uses of R15 (undefined, |
| | | nop, raz_wi, execute or assert) |
| override_debugMask | Uns32 | Specifies debug mask, enabling debug output for model components |
| endian | Endian | Model endian |
| instructionEndian | Endian | The architecture specifies that instruction fetch is always little en- |
| | | dian; this attribute allows the defined instruction endianness to be |
| | | overridden if required |
| resetAtTime0 | Boolean | Reset the model at time=0 (default=1) |
| SysTickPresent | Uns32 | Specify number of SysTick timers present |
| SIE200IDAUPresent | Boolean | Specify presence of SIE-200 Implementation-Defined Attribution |
| | | Unit |
| $override_MVFR2$ | Uns32 | Override ID_MVFR2 register |
| override_CPUID | Uns32 | Override system CPUID register |
| override_MPU_TYPE | Uns32 | Override system MPU_TYPE register |
| override_SAU_TYPE | Uns32 | Override system SAU_TYPE register |
| override_VTOR | Uns32 | Override VTOR register reset value |
| override_CCSIDR_1I | Uns32 | Override CCSIDR (level 1 instruction) |
| override_CCSIDR_1D | Uns32 | Override CCSIDR (level 1 data) |
| override_CCSIDR_2I | Uns32 | Override CCSIDR (level 2 instruction) |
| override_CCSIDR_2D | Uns32 | Override CCSIDR (level 2 data) |
| override_CCSIDR_3I | Uns32 | Override CCSIDR (level 3 instruction) |
| override_CCSIDR_3D | Uns32 | Override CCSIDR (level 3 data) |
| override_CCSIDR_4I | Uns32 | Override CCSIDR (level 4 instruction) |
| override_CCSIDR_4D | Uns32 | Override CCSIDR (level 4 data) |
| override_CCSIDR_5I | Uns32 | Override CCSIDR (level 5 instruction) |
| override_CCSIDR_5D | Uns32 | Override CCSIDR (level 5 data) |
| override_CCSIDR_6I | Uns32 | Override CCSIDR (level 6 instruction) |
| override_CCSIDR_6D | Uns32 | Override CCSIDR (level 6 data) |
| override_CCSIDR_7I | Uns32 | Override CCSIDR (level 7 instruction) |
| override_CCSIDR_7D | Uns32 | Override CCSIDR (level 7 data) |
| $override_deviceStrongAligned$ | Boolean | Force accesses to Device and Strongly Ordered regions to be aligned |
| override_STRoffsetPC12 | Uns32 | Specifies that STR/STR of PC should do so with 12:byte offset |
| | | from the current instruction (if 1), otherwise an 8:byte offset is |
| | | used |
| override_ERG | Uns32 | Specifies exclusive reservation granule |

| override_numInterrupts | Uns32 | Specifies number of external interrupt lines |
|------------------------|-------|--|

Table 8.1: Parameters

Execution Modes

| Mode | Code |
|-------------|------|
| $Thread_NS$ | 0 |
| Handler_NS | 1 |
| Thread_S | 2 |
| Handler_S | 3 |

Table 9.1: Modes implemented in this processor

Exceptions

| Exception | Code |
|----------------|------|
| None | 0 |
| Reset | 1 |
| NMI | 2 |
| HardFault | 3 |
| MemManage | 4 |
| BusFault | 5 |
| UsageFault | 6 |
| SecureFault | 7 |
| SVCall | 11 |
| DebugMonitor | 12 |
| PendSV | 14 |
| SysTick | 15 |
| ExternalInt000 | 16 |
| ExternalInt001 | 17 |
| ExternalInt002 | 18 |
| ExternalInt003 | 19 |
| ExternalInt004 | 20 |
| ExternalInt005 | 21 |
| ExternalInt006 | 22 |
| ExternalInt007 | 23 |
| ExternalInt008 | 24 |
| ExternalInt009 | 25 |
| ExternalInt00a | 26 |
| ExternalInt00b | 27 |
| ExternalInt00c | 28 |
| ExternalInt00d | 29 |
| ExternalInt00e | 30 |
| ExternalInt00f | 31 |

Table 10.1: Exceptions implemented by this processor

Hierarchy of the model

A CPU core may be configured to instance many processors of a Symmetrical Multi Processor (SMP). A CPU core may also have sub elements within a processor, for example hardware threading blocks.

OVP processor models can be written to include SMP blocks and to have many levels of hierarchy. Some OVP CPU models may have a fixed hierarchy, and some may be configured by settings in a configuration register. Please see the register definitions of this model.

This model documentation shows the settings and hierarchy of the default settings for this model variant.

11.1 Level 1

This level in the model hierarchy has 3 commands.

This level in the model hierarchy has 6 register groups:

| Group name | Registers |
|---------------------|-----------|
| Core | 16 |
| Control | 25 |
| System | 84 |
| System_secure | 33 |
| System_non_secure | 33 |
| Integration_support | 2 |

Table 11.1: Register groups

This level in the model hierarchy has no children.

Model Commands

A Processor model can implement one or more **Model Commands** available to be invoked from the simulator command line, from the OP API or from the Imperas Multiprocessor Debugger.

12.1 Level 1

12.1.1 debugflags

show or modify the processor debug flags

| Argument | Type | Description |
|----------|---------|--|
| -get | Boolean | print current processor flags value |
| -mask | Boolean | print valid debug flag bits |
| -set | Int32 | new processor flags (only flags 0x0000008c can |
| | | be modified) |

Table 12.1: debugflags command arguments

12.1.2 isync

specify instruction address range for synchronous execution

| Argument | Type | 4 | | | |
|------------|-------|--|--|--|--|
| -addresshi | Uns64 | end address of synchronous execution range | | | |
| -addresslo | Uns64 | start address of synchronous execution range | | | |

Table 12.2: isync command arguments

12.1.3 itrace

enable or disable instruction tracing

| Argument | Type | Description |
|-------------------|---------|--|
| -after | Uns64 | apply after this many instructions |
| -enable | Boolean | enable instruction tracing |
| -instructioncount | Boolean | include the instruction number in each trace |
| -off | Boolean | disable instruction tracing |

| -on | Boolean | enable instruction tracing |
|-----------------|---------|--|
| -registerchange | Boolean | show registers changed by this instruction |
| -registers | Boolean | show registers after each trace |

Table 12.3: itrace command arguments

Registers

13.1 Level 1

13.1.1 Core

Registers at level:1, group:Core

| Name | Bits | Initial-Hex | RW | Description |
|---------------------|------|-------------|----|-----------------|
| r0 | 32 | 0 | rw | |
| r1 | 32 | 0 | rw | |
| r2 | 32 | 0 | rw | |
| r3 | 32 | 0 | rw | |
| r4 | 32 | 0 | rw | |
| r5 | 32 | 0 | rw | |
| r6 | 32 | 0 | rw | |
| r7 | 32 | 0 | rw | |
| r8 | 32 | 0 | rw | |
| r9 | 32 | 0 | rw | |
| r10 | 32 | 0 | rw | |
| r11 | 32 | 0 | rw | frame pointer |
| r12 | 32 | 0 | rw | |
| sp | 32 | 0 | rw | stack pointer |
| lr | 32 | 0 | rw | |
| pc | 32 | 0 | rw | program counter |

Table 13.1: Registers at level 1, group:Core

13.1.2 Control

Registers at level:1, group:Control

| Name | Bits | Initial-Hex | RW | Description |
|-------------|------|-------------|----|---|
| cpsr | 32 | 0 | rw | xPSR register. Includes APSR, IPSR and EPSR |
| control | 32 | 0 | rw | |
| primask | 32 | 0 | rw | |
| faultmask | 32 | 0 | rw | |
| basepri | 32 | 0 | rw | |
| control_S | 32 | 0 | rw | |
| primask_S | 32 | 0 | rw | |
| faultmask_S | 32 | 0 | rw | |
| basepri_S | 32 | 0 | rw | |

| control_NS | 32 | 0 | rw | |
|---------------|----|---|----|---------------|
| primask_NS | 32 | 0 | rw | |
| faultmask_NS | 32 | 0 | rw | |
| basepri_NS | 32 | 0 | rw | |
| sp_process | 32 | 0 | rw | stack pointer |
| sp_process_S | 32 | 0 | rw | stack pointer |
| sp_process_NS | 32 | 0 | rw | stack pointer |
| msplim | 32 | 0 | rw | |
| msplim_S | 32 | 0 | rw | |
| msplim_NS | 32 | 0 | rw | |
| psplim | 32 | 0 | rw | |
| psplim_S | 32 | 0 | rw | |
| psplim_NS | 32 | 0 | rw | |
| sp_main | 32 | 0 | rw | stack pointer |
| sp_main_S | 32 | 0 | rw | stack pointer |
| sp_main_NS | 32 | 0 | rw | stack pointer |

Table 13.2: Registers at level 1, group:Control

13.1.3 System

Registers at level:1, group:System

| Name | Bits | Initial-Hex | RW | Description |
|------------|------|-------------|----|---|
| ICTR | 32 | 0 | rw | 0xe000e004: Interrupt Controller Type |
| ACTLR | 32 | 0 | rw | 0xe000e008: Auxiliary Control |
| CPPWR | 32 | 0 | rw | 0xe000e00c: Coprocessor Power Control |
| SYST_CSR | 32 | 4 | rw | 0xe000e010: SysTick Control and Status |
| SYST_RVR | 32 | 0 | rw | 0xe000e014: SysTick Reload Value |
| SYST_CVR | 32 | 0 | rw | 0xe000e018: SysTick Current Value |
| SYST_CALIB | 32 | 0 | rw | 0xe000e01c: SysTick Calibration Value |
| NVIC_ISER0 | 32 | 0 | rw | 0xe000e100: Interrupt Set Enable 0 |
| NVIC_ICER0 | 32 | 0 | rw | 0xe000e180: Interrupt Clear Enable 0 |
| NVIC_ISPR0 | 32 | 0 | rw | 0xe000e200: Interrupt Set Pending 0 |
| NVIC_ICPR0 | 32 | 0 | rw | 0xe000e280: Interrupt Clear Pending 0 |
| NVIC_IABR0 | 32 | 0 | r- | 0xe000e300: Interrupt Active Bit 0 |
| NVIC_ITNS0 | 32 | 0 | rw | 0xe000e380: Interrupt Target Non-Secure 0 |
| NVIC_IPR0 | 32 | 0 | rw | 0xe000e400: Interrupt Priority 0 |
| NVIC_IPR1 | 32 | 0 | rw | 0xe000e404: Interrupt Priority 1 |
| NVIC_IPR2 | 32 | 0 | rw | 0xe000e408: Interrupt Priority 2 |
| NVIC_IPR3 | 32 | 0 | rw | 0xe000e40c: Interrupt Priority 3 |
| CPUID | 32 | 410fd214 | r- | 0xe000ed00: CPUID Base |
| ICSR | 32 | 1000 | rw | 0xe000ed04: Interrupt Control and State |
| VTOR | 32 | 0 | rw | 0xe000ed08: Vector Table Offset |
| AIRCR | 32 | fa050000 | rw | 0xe000ed0c: Application Interrupt and Reset Control |
| SCR | 32 | 0 | rw | 0xe000ed10: System Control |
| CCR | 32 | 201 | rw | 0xe000ed14: Configuration and Control |
| SHPR1 | 32 | 0 | rw | 0xe000ed18: System Handler Priority 1 |
| SHPR2 | 32 | 0 | rw | 0xe000ed1c: System Handler Priority 2 |
| SHPR3 | 32 | 0 | rw | 0xe000ed20: System Handler Priority 3 |
| SHCSR | 32 | 0 | rw | 0xe000ed24: System Handler Control and State |
| CFSR | 32 | 0 | rw | 0xe000ed28: Configurable Fault Status |
| HFSR | 32 | 0 | rw | 0xe000ed2c: HardFault Status |
| DFSR | 32 | 0 | rw | 0xe000ed30: Debug Fault Status Register |
| MMAR | 32 | 0 | rw | 0xe000ed34: MemManage Fault Address |
| BFAR | 32 | 0 | rw | 0xe000ed38: BusFault Address |

| AFSR 32 0 rw 0xe000ed3c: Auxiliary Fault Status ID_PFR0 32 30 rw 0xe000ed40: Processor Feature 0 ID_PFR1 32 210 rw 0xe000ed44: Processor Feature 1 ID_DFR0 32 0 rw 0xe000ed48: Debug Feature 0 ID_AFR0 32 0 rw 0xe000ed4c: Auxiliary Feature 0 ID_MMFR0 32 101f40 rw 0xe000ed50: Memory Model Feature 0 ID_MMFR1 32 0 rw 0xe000ed54: Memory Model Feature 1 | |
|---|-------------|
| ID_PFR1 32 210 rw 0xe000ed44: Processor Feature 1 ID_DFR0 32 0 rw 0xe000ed48: Debug Feature 0 ID_AFR0 32 0 rw 0xe000ed4c: Auxiliary Feature 0 ID_MMFR0 32 101f40 rw 0xe000ed50: Memory Model Feature 0 | |
| ID_DFR0 32 0 rw 0xe000ed48: Debug Feature 0 ID_AFR0 32 0 rw 0xe000ed4c: Auxiliary Feature 0 ID_MMFR0 32 101f40 rw 0xe000ed50: Memory Model Feature 0 | |
| ID_AFR0 32 0 rw 0xe000ed4c: Auxiliary Feature 0 ID_MMFR0 32 101f40 rw 0xe000ed50: Memory Model Feature 0 | |
| ID_MMFR0 32 101f40 rw 0xe000ed50: Memory Model Feature 0 | |
| | |
| | |
| | |
| ID_MMFR2 32 1000000 rw 0xe000ed58: Memory Model Feature 2 | |
| ID_MMFR3 32 0 rw 0xe000ed5c: Memory Model Feature 3 | |
| ID_ISAR0 32 1101110 rw 0xe000ed60: Instruction Set Attributes 0 | |
| ID_ISAR1 32 2212000 rw 0xe000ed64: Instruction Set Attributes 1 | |
| ID_ISAR2 32 20232232 rw 0xe000ed68: Instruction Set Attributes 2 | |
| ID_ISAR3 32 1111131 rw 0xe000ed6c: Instruction Set Attributes 3 | |
| ID_ISAR4 32 1310132 rw 0xe000ed70: Instruction Set Attributes 4 | |
| ID_ISAR5 32 0 rw 0xe000ed74: Instruction Set Attributes 5 | |
| CLIDR 32 9000003 r- 0xe000ed78: Cache Level ID | |
| CTR 32 8003c003 r- 0xe000ed7c: Cache Type | |
| CCSIDR 32 f03fe019 r- 0xe000ed80: Cache Size ID | |
| CSSELR 32 0 rw 0xe000ed84: Cache Size Selection | |
| CPACR 32 0 rw 0xe000ed88: Coprocessor Access Control | |
| NSACR 32 0 rw 0xe000ed8c: Non-Secure Access Control Register | |
| MPU_TYPE 32 800 rw 0xe000ed90: MPU Type | |
| MPU_CONTROL 32 0 rw 0xe000ed94: MPU Control | |
| MPU_RNR 32 0 rw 0xe000ed98: MPU Region Number | |
| MPU_RBAR 32 0 rw 0xe000ed9c: MPU Region Base Address | |
| MPU_RLAR 32 0 rw 0xe000eda0: MPU Region Limit Address Register | |
| MPU_RBAR_A1 32 0 rw 0xe000eda4: MPU Region Base Address Alias 1 | |
| MPU_RLAR_A1 32 0 rw 0xe000eda8: MPU Region Limit Address Register Ali | as 1 |
| MPU_RBAR_A2 32 0 rw 0xe000edac: MPU Region Base Address Alias 2 | |
| MPU_RLAR_A2 32 0 rw 0xe000edb0: MPU Region Limit Address Register Ali | as 2 |
| MPU_RBAR_A3 32 0 rw 0xe000edb4: MPU Region Base Address Alias 3 | |
| MPU_RLAR_A3 32 0 rw 0xe000edb8: MPU Region Limit Address Register Ali | |
| MPU_MAIR0 32 0 rw 0xe000edc0: MPU Memory Attribute Indirection Reg | |
| MPU_MAIR1 32 0 rw 0xe000edc4: MPU Memory Attribute Indirection Reg | ister 1 |
| SAU_CTRL 32 0 rw 0xe000edd0: SAU Control Register | |
| SAU_TYPE 32 4 rw 0xe000edd4: SAU Type Register | |
| SAU_RNR 32 0 rw 0xe000edd8: SAU Region Number Register | |
| SAU_RBAR 32 0 rw 0xe000eddc: SAU Region Base Address Register | |
| SAU_RLAR 32 0 rw 0xe000ede0: SAU Region Limit Address Register | |
| SFSR 32 0 rw 0xe000ede4: Secure Fault Status Register | |
| SFAR 32 0 rw 0xe000ede8: Secure Fault Address Register | |
| DEMCR 32 100000 rw 0xe000edfc: Debug Exception and Monitor Control | |
| STIR 32w 0xe000ef00: Software Triggered Interrupt | |
| ICIALLU 32w 0xe000ef50: Instruction Cache Invalidate All to PoU | |
| ICIMVAU 32 w 0xe000ef58: Instruction Cache Invalidate by Address | to PoU |
| DCIMVAC 32 w 0xe000ef5c: Data Cache Invalidate by Address to PoC | |
| DCISW 32 w 0xe000ef60: Data Cache Invalidate by Set/Way | |
| DCCMVAU 32 w 0xe000ef64: Data Cache Invalidate by Address to PoU | J |
| DCCMVAC 32w 0xe000ef68: Data Cache Clean by Address to PoC | |
| DCCSW 32 w 0xe000ef6c: Data Cache Clean by Set/Way | |
| DCCIMVAC 32 w 0xe000ef70: Data Cache Clean and Invalidate by Add | ress to PoC |
| DCCISW 32 w 0xe000ef74: Data Cache Clean and Invalidate by Set/ | |

Table 13.3: Registers at level 1, group:System

13.1.4 System_secure

Registers at level:1, group:System_secure

| Name | Bits | Initial-Hex | RW | Description |
|---------------|------|-------------|----|---|
| ACTLR_S | 32 | 0 | rw | 0xe000e008: Auxiliary Control |
| SYST_CSR_S | 32 | 4 | rw | 0xe000e010: SysTick Control and Status |
| SYST_RVR_S | 32 | 0 | rw | 0xe000e014: SysTick Reload Value |
| SYST_CVR_S | 32 | 0 | rw | 0xe000e018: SysTick Current Value |
| SYST_CALIB_S | 32 | 0 | rw | 0xe000e01c: SysTick Calibration Value |
| ICSR_S | 32 | 1000 | rw | 0xe000ed04: Interrupt Control and State |
| VTOR_S | 32 | 0 | rw | 0xe000ed08: Vector Table Offset |
| AIRCR_S | 32 | fa050000 | rw | 0xe000ed0c: Application Interrupt and Reset Control |
| SCR_S | 32 | 0 | rw | 0xe000ed10: System Control |
| CCR_S | 32 | 201 | rw | 0xe000ed14: Configuration and Control |
| SHPR1_S | 32 | 0 | rw | 0xe000ed18: System Handler Priority 1 |
| SHPR2_S | 32 | 0 | rw | 0xe000ed1c: System Handler Priority 2 |
| SHPR3_S | 32 | 0 | rw | 0xe000ed20: System Handler Priority 3 |
| SHCSR_S | 32 | 0 | rw | 0xe000ed24: System Handler Control and State |
| CFSR_S | 32 | 0 | rw | 0xe000ed28: Configurable Fault Status |
| MMAR_S | 32 | 0 | rw | 0xe000ed34: MemManage Fault Address |
| CTR_S | 32 | 8003c003 | r- | 0xe000ed7c: Cache Type |
| CCSIDR_S | 32 | f03fe019 | r- | 0xe000ed80: Cache Size ID |
| CSSELR_S | 32 | 0 | rw | 0xe000ed84: Cache Size Selection |
| CPACR_S | 32 | 0 | rw | 0xe000ed88: Coprocessor Access Control |
| MPU_TYPE_S | 32 | 800 | rw | 0xe000ed90: MPU Type |
| MPU_CONTROL_S | 32 | 0 | rw | 0xe000ed94: MPU Control |
| MPU_RNR_S | 32 | 0 | rw | 0xe000ed98: MPU Region Number |
| MPU_RBAR_S | 32 | 0 | rw | 0xe000ed9c: MPU Region Base Address |
| MPU_RLAR_S | 32 | 0 | rw | 0xe000eda0: MPU Region Limit Address Register |
| MPU_RBAR_A1_S | 32 | 0 | rw | 0xe000eda4: MPU Region Base Address Alias 1 |
| MPU_RLAR_A1_S | 32 | 0 | rw | 0xe000eda8: MPU Region Limit Address Register Alias 1 |
| MPU_RBAR_A2_S | 32 | 0 | rw | 0xe000edac: MPU Region Base Address Alias 2 |
| MPU_RLAR_A2_S | 32 | 0 | rw | 0xe000edb0: MPU Region Limit Address Register Alias 2 |
| MPU_RBAR_A3_S | 32 | 0 | rw | 0xe000edb4: MPU Region Base Address Alias 3 |
| MPU_RLAR_A3_S | 32 | 0 | rw | 0xe000edb8: MPU Region Limit Address Register Alias 3 |
| MPU_MAIR0_S | 32 | 0 | rw | 0xe000edc0: MPU Memory Attribute Indirection Register 0 |
| MPU_MAIR1_S | 32 | 0 | rw | 0xe000edc4: MPU Memory Attribute Indirection Register 1 |

Table 13.4: Registers at level 1, group:System_secure

13.1.5 System_non_secure

Registers at level:1, group:System_non_secure

| Name | Bits | Initial-Hex | RW | Description |
|---------------|------|-------------|----|---|
| ACTLR_NS | 32 | 0 | rw | 0xe000e008: Auxiliary Control |
| SYST_CSR_NS | 32 | 4 | rw | 0xe000e010: SysTick Control and Status |
| SYST_RVR_NS | 32 | 0 | rw | 0xe000e014: SysTick Reload Value |
| SYST_CVR_NS | 32 | 0 | rw | 0xe000e018: SysTick Current Value |
| SYST_CALIB_NS | 32 | 0 | rw | 0xe000e01c: SysTick Calibration Value |
| ICSR_NS | 32 | 1000 | rw | 0xe000ed04: Interrupt Control and State |
| VTOR_NS | 32 | 0 | rw | 0xe000ed08: Vector Table Offset |
| AIRCR_NS | 32 | fa050000 | rw | 0xe000ed0c: Application Interrupt and Reset Control |
| SCR_NS | 32 | 0 | rw | 0xe000ed10: System Control |
| CCR_NS | 32 | 201 | rw | 0xe000ed14: Configuration and Control |

| SHPR1_NS | 32 | 0 | rw | 0xe000ed18: System Handler Priority 1 |
|----------------|----|----------|----|---|
| SHPR2_NS | 32 | 0 | rw | 0xe000ed1c: System Handler Priority 2 |
| SHPR3_NS | 32 | 0 | rw | 0xe000ed20: System Handler Priority 3 |
| SHCSR_NS | 32 | 0 | rw | 0xe000ed24: System Handler Control and State |
| CFSR_NS | 32 | 0 | rw | 0xe000ed28: Configurable Fault Status |
| MMAR_NS | 32 | 0 | rw | 0xe000ed34: MemManage Fault Address |
| CTR_NS | 32 | 8003c003 | r- | 0xe000ed7c: Cache Type |
| CCSIDR_NS | 32 | f03fe019 | r- | 0xe000ed80: Cache Size ID |
| CSSELR_NS | 32 | 0 | rw | 0xe000ed84: Cache Size Selection |
| CPACR_NS | 32 | 0 | rw | 0xe000ed88: Coprocessor Access Control |
| MPU_TYPE_NS | 32 | 800 | rw | 0xe000ed90: MPU Type |
| MPU_CONTROL_NS | 32 | 0 | rw | 0xe000ed94: MPU Control |
| MPU_RNR_NS | 32 | 0 | rw | 0xe000ed98: MPU Region Number |
| MPU_RBAR_NS | 32 | 0 | rw | 0xe000ed9c: MPU Region Base Address |
| MPU_RLAR_NS | 32 | 0 | rw | 0xe000eda0: MPU Region Limit Address Register |
| MPU_RBAR_A1_NS | 32 | 0 | rw | 0xe000eda4: MPU Region Base Address Alias 1 |
| MPU_RLAR_A1_NS | 32 | 0 | rw | 0xe000eda8: MPU Region Limit Address Register Alias 1 |
| MPU_RBAR_A2_NS | 32 | 0 | rw | 0xe000edac: MPU Region Base Address Alias 2 |
| MPU_RLAR_A2_NS | 32 | 0 | rw | 0xe000edb0: MPU Region Limit Address Register Alias 2 |
| MPU_RBAR_A3_NS | 32 | 0 | rw | 0xe000edb4: MPU Region Base Address Alias 3 |
| MPU_RLAR_A3_NS | 32 | 0 | rw | 0xe000edb8: MPU Region Limit Address Register Alias 3 |
| MPU_MAIR0_NS | 32 | 0 | rw | 0xe000edc0: MPU Memory Attribute Indirection Register 0 |
| MPU_MAIR1_NS | 32 | 0 | rw | 0xe000edc4: MPU Memory Attribute Indirection Register 1 |

Table 13.5: Registers at level 1, group:System_non_secure

13.1.6 Integration_support

Registers at level:1, group:Integration_support

| Name | Bits | Initial-Hex | RW | RW Description | |
|--------------|------|-------------|----|--|--|
| executionPri | 32 | 7ffffff | r- | current execution priority level | |
| stackDomain | 64 | 91c140 | r- | stack domain for current execution level | |

Table 13.6: Registers at level 1, group:Integration_support