

## OVP Guide to Using Processor Models

# Model specific information for Andes\_A25

Imperas Software Limited Imperas Buildings, North Weston Thame, Oxfordshire, OX9 2HA, U.K. docs@imperas.com



Author	Imperas Software Limited
Version	20210408.0
Filename	OVP_Model_Specific_Information_andes_riscv_A25.pdf
Created	5 May 2021
Status	OVP Standard Release

### Copyright Notice

Copyright (c) 2021 Imperas Software Limited. All rights reserved. This software and documentation contain information that is the property of Imperas Software Limited. The software and documentation are furnished under a license agreement and may be used or copied only in accordance with the terms of the license agreement. No part of the software and documentation may be reproduced, transmitted, or translated, in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without prior written permission of Imperas Software Limited, or as expressly provided by the license agreement.

### Right to Copy Documentation

The license agreement with Imperas permits licensee to make copies of the documentation for its internal use only. Each copy shall include all copyrights, trademarks, service marks, and proprietary rights notices, if any.

#### **Destination Control Statement**

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the readers responsibility to determine the applicable regulations and to comply with them.

#### Disclaimer

IMPERAS SOFTWARE LIMITED, AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

#### Model Release Status

This model is released as part of OVP releases and is included in OVPworld packages. Please visit OVPworld.org.

# Contents

1	Ove	rview	1
	1.1	Description	1
	1.2	Licensing	1
	1.3	Extensions	2
		1.3.1 Extensions Enabled by Default	2
		1.3.2 Available Extensions Not Enabled by Default	2
	1.4	General Features	3
	1.5	CLIC	4
	1.6	Load-Reserved/Store-Conditional Locking	4
	1.7	Active Atomic Operation Indication	5
	1.8	Interrupts	5
	1.9	Debug Mode	6
		1.9.1 Debug State Entry	6
		1.9.2 Debug State Exit	7
		1.9.3 Debug Registers	7
		1.9.4 Debug Mode Execution	7
		1.9.5 Debug Single Step	8
		1.9.6 Debug Ports	8
	1.10	Trigger Module	8
		1.10.1 Trigger Module Restrictions	8
		1.10.2 Trigger Module Parameters	8
	1.11	Debug Mask	9
	1.12	Integration Support	9
		1.12.1 CSR Register External Implementation	9
		1.12.2 LR/SC Active Address	10
	1.13	Limitations	10
	1.14	Verification	10
	1.15	References	11
2	And	les-Specific Extensions 1	2
	2.1	Andes-Specific Parameters	12
		2.1.1 Parameter andesExtensions/mmsc_cfg	12
		2.1.2 Parameter andesExtensions/micm_cfg	13
		2.1.3 Parameter andesExtensions/mdcm_cfg	13
		2.1.4 Parameter andesExtensions/uitb	14
		2.1.5 Parameter andesExtensions/milmb	14
		2.1.6 Parameter andesExtensions/milmbMask	14

5	Rue	Masta	er Ports									2	2
4	All	Varian	ts in this m	odel								2	1
	3.6	Proces	sor ELF code	e			 	 	 	 		. 20	0
	3.5	Quant	ımLeap Supp	ort			 	 	 	 		. 20	0
	3.4	Proces	sor Endian-n	ess			 	 	 	 		. 20	0
	3.3	Semi-I	Iost Library				 	 	 	 		. 20	0
	3.2												
	3.1												
3	Con	ıfigura										20	
				EC.IT									
		2.7.2		Instructions									
			2.7.1.22 FL	MISM			 	 	 	 			
				MISM			 	 	 	 			
			2.7.1.19 FF										
				GP									
				GP									
				UGP									
				[GP									
				SUGP									
				GP									
				A.d.									
				A.w									
				A.h									
			2.7.1.7 BF	OZ			 	 	 	 			
			2.7.1.6 BF	OS			 	 	 	 			
			2.7.1.5 BN	IEC			 	 	 	 		. 1	6
				QC									
				85									
			2.7.1.2 BB										
				DIGP									
		2.7.1	•	Extension In									
	2.7		_	ructions									
	2.6			perations		_							
	2.5			erformance M									
	2.4	-		tling									
	2.3			ttribute Unit									
	2.2			$otection \dots$		_							
		2.1.9		${ m indes}{ m Extension}$	,								
		2.1.8		$\frac{1}{2}$ $\frac{1}$									
		2.1.7	Parameter a	ndesExtension	$_{ m ns/mdln}$	nb .	 	 	 	 		. 1	4

### Imperas OVP Fast Processor Model Documentation for Andes\_A25 $\,$

6	Bus Slave Ports	23
7	Net Ports	24
8	FIFO Ports	25
9	Formal Parameters	26
	9.1 Extension Parameters	 28
	9.2 Parameters with enumerated types	 28
	9.2.1 Parameter user_version	 28
	9.2.2 Parameter priv_version	 28
	9.2.3 Parameter debug_version	 29
	9.2.4 Parameter debug_mode	 29
10	D Execution Modes	30
11	1 Exceptions	31
12	2 Hierarchy of the model	32
	12.1 Level 1: Hart	 32
<b>13</b>	3 Model Commands	33
	13.1 Level 1: Hart	 33
	13.1.1 dumpTLB	 33
	13.1.1.1 Argument description	 33
	13.1.2 isync	 33
	13.1.3 itrace	 33
14	4 Registers	34
	14.1 Level 1: Hart	 34
	14.1.1 Core	 34
	14.1.2 User_Control_and_Status	
	14.1.3 Supervisor_Control_and_Status	 36
	14.1.4 Machine_Control_and_Status	 36
	14.1.5 Integration_support	 39

## Overview

This document provides the details of an OVP Fast Processor Model variant.

OVP Fast Processor Models are written in C and provide a C API for use in C based platforms. The models also provide a native interface for use in SystemC TLM2 platforms.

The models are written using the OVP VMI API that provides a Virtual Machine Interface that defines the behavior of the processor. The VMI API makes a clear line between model and simulator allowing very good optimization and world class high speed performance. Most models are provided as a binary shared object and also as source. This allows the download and use of the model binary or the use of the source to explore and modify the model.

The models are run through an extensive QA and regression testing process and most model families are validated using technology provided by the processor IP owners. There is a companion document (OVP Guide to Using Processor Models) which explains the general concepts of OVP Fast Processor Models and their use. It is downloadable from the OVPworld website documentation pages.

## 1.1 Description

RISC-V A25 32-bit processor model

### 1.2 Licensing

This Model is released under the Open Source Apache 2.0

#### 1.3 Extensions

#### 1.3.1 Extensions Enabled by Default

The model has the following architectural extensions enabled, and the following bits in the misa CSR Extensions field will be set upon reset:

```
misa bit 0: extension A (atomic instructions)
```

misa bit 2: extension C (compressed instructions)

misa bit 8: RV32I/RV64I/RV128I base integer instruction set

misa bit 12: extension M (integer multiply/divide instructions)

misa bit 18: extension S (Supervisor mode)

misa bit 20: extension U (User mode)

misa bit 23: extension X (non-standard extensions present)

To specify features that can be dynamically enabled or disabled by writes to the misa register in addition to those listed above, use parameter "add\_Extensions\_mask". This is a string parameter containing the feature letters to add; for example, value "DV" indicates that double-precision floating point and the Vector Extension can be enabled or disabled by writes to the misa register, if supported on this variant.

Legacy parameter "misa\_Extensions\_mask" can also be used. This Uns32-valued parameter specifies all writable bits in the misa Extensions field, replacing any permitted bits defined in the base variant.

Note that any features that are indicated as present in the misa mask but absent in the misa will be ignored. See the next section.

#### 1.3.2 Available Extensions Not Enabled by Default

The following extensions are supported by the model, but not enabled by default in this variant:

```
misa bit 1: extension B (bit manipulation extension)
```

misa bit 3: extension D (double-precision floating point)

misa bit 4: RV32E base integer instruction set (embedded)

misa bit 5: extension F (single-precision floating point)

misa bit 7: extension H (hypervisor)

misa bit 10: extension K (cryptographic)

misa bit 13: extension N (user-level interrupts)

misa bit 21: extension V (vector extension)

To add features from this list to the base variant, use parameter "add\_Extensions". This is a string parameter containing the feature letters to add; for example, value "DV" indicates that double-precision floating point and the Vector Extension should be enabled, if they are currently absent

and are available on this variant.

Legacy parameter "misa\_Extensions" can also be used. This Uns32-valued parameter specifies the reset value for the misa CSR Extensions field, replacing any permitted bits defined in the base variant.

#### 1.4 General Features

On this variant, the Machine trap-vector base-address register (mtvec) is writable. It can instead be configured as read-only using parameter "mtvec\_is\_ro".

Values written to "mtvec" are masked using the value 0xfffffffd. A different mask of writable bits may be specified using parameter "mtvec\_mask" if required. In addition, when Vectored interrupt mode is enabled, parameter "tvec\_align" may be used to specify additional hardware-enforced base address alignment. In this variant, "tvec\_align" defaults to 0, implying no alignment constraint.

The initial value of "mtvec" is 0x0. A different value may be specified using parameter "mtvec" if required.

Values written to "stvec" are masked using the value 0xfffffffd. A different mask of writable bits may be specified using parameter "stvec\_mask" if required. parameter "tvec\_align" may be used to specify additional hardware-enforced base address alignment in the same manner as for the "mtvec" register, described above.

On reset, the model will restart at address 0x0. A different reset address may be specified using parameter "reset\_address" or applied using optional input port "reset\_addr" if required.

On an NMI, the model will restart at address 0x0. A different NMI address may be specified using parameter "nmi\_address" or applied using optional input port "nmi\_addr" if required.

WFI will halt the processor until an interrupt occurs. It can instead be configured as a NOP using parameter "wfi\_is\_nop". WFI timeout wait is implemented with a time limit of 0 (i.e. WFI causes an Illegal Instruction trap in Supervisor mode when mstatus.TW=1).

The "cycle" CSR is implemented in this variant. Set parameter "cycle\_undefined" to True to instead specify that "cycle" is unimplemented and reads of it should trap to Machine mode.

The "time" CSR is implemented in this variant. Set parameter "time\_undefined" to True to instead specify that "time" is unimplemented and reads of it should trap to Machine mode. Usually, the value of the "time" CSR should be provided by the platform - see notes below about the artifact "CSR" bus for information about how this is done.

The "instret" CSR is implemented in this variant. Set parameter "instret\_undefined" to True to instead specify that "instret" is unimplemented and reads of it should trap to Machine mode.

A 0-bit ASID is implemented. Use parameter "ASID\_bits" to specify a different implemented ASID size if required.

This variant supports address translation modes 0 and 1. Use parameter "Sv\_modes" to specify a bit mask of different modes if required.

TLB behavior is controlled by parameter "ASIDCacheSize". If this parameter is 0, then an unlimited number of TLB entries will be maintained concurrently. If this parameter is non-zero,

then only TLB entries for up to "ASIDCacheSize" different ASIDs will be maintained concurrently initially; as new ASIDs are used, TLB entries for less-recently used ASIDs are deleted, which improves model performance in some cases. If the model detects that the TLB entry cache is too small (entry ejections are very frequent), it will increase the cache size automatically. In this variant, "ASIDCacheSize" is 8

Unaligned memory accesses are not supported by this variant. Set parameter "unaligned" to "T" to enable such accesses.

Unaligned memory accesses are not supported for AMO instructions by this variant. Set parameter "unalignedAMO" to "T" to enable such accesses.

A PMP unit is not implemented by this variant. Set parameter "PMP\_registers" to indicate that the unit should be implemented with that number of PMP entries.

LR/SC instructions are implemented with a 1-byte reservation granule. A different granule size may be specified using parameter "lr\_sc\_grain".

#### 1.5 CLIC

The model can be configured to implement a Core Local Interrupt Controller (CLIC) using parameter "CLICLEVELS"; when non-zero, the CLIC is present with the specified number of interrupt levels (2-256), as described in the RISC-V Core-Local Interrupt Controller specification, and further parameters are made available to configure other aspects of the CLIC. "CLICLEVELS" is zero in this variant, indicating that a CLIC is not implemented.

## 1.6 Load-Reserved/Store-Conditional Locking

By default, LR/SC locking is implemented automatically by the model and simulator, with a reservation granule defined by the "lr\_sc\_grain" parameter. It is also possible to implement locking externally to the model in a platform component, using the "LR\_address", "SC\_address" and "SC\_valid" net ports, as described below.

The "LR\_address" output net port is written by the model with the address used by a load-reserved instruction as it executes. This port should be connected as an input to the external lock management component, which should record the address, and also that an LR/SC transaction is active.

The "SC\_address" output net port is written by the model with the address used by a store-conditional instruction as it executes. This should be connected as an input to the external lock management component, which should compare the address with the previously-recorded load-reserved address, and determine from this (and other implementation-specific constraints) whether the store should succeed. It should then immediately write the Boolean success/fail code to the "SC\_valid" input net port of the model. Finally, it should update state to indicate that an LR/SC transaction is no longer active.

It is also possible to write zero to the "SC\_valid" input net port at any time outside the context of a store-conditional instruction, which will mark any active LR/SC transaction as invalid.

Irrespective of whether LR/SC locking is implemented internally or externally, taking any exception or interrupt or executing exception-return instructions (e.g. MRET) will always mark any active LR/SC transaction as invalid.

### 1.7 Active Atomic Operation Indication

The "AMO\_active" output net port is written by the model with a code indicating any current atomic memory operation while the instruction is active. The written codes are:

0: no atomic instruction active

- 1: AMOMIN active
- 2: AMOMAX active
- 3: AMOMINU active
- 4: AMOMAXU active
- 5: AMOADD active
- 6: AMOXOR active
- 7: AMOOR active
- 8: AMOAND active
- 9: AMOSWAP active
- 10: LR active
- 11: SC active

## 1.8 Interrupts

The "reset" port is an active-high reset input. The processor is halted when "reset" goes high and resumes execution from the reset address specified using the "reset\_address" parameter or "reset\_addr" port when the signal goes low. The "mcause" register is cleared to zero.

The "nmi" port is an active-high NMI input. The processor resumes execution from the address specified using the "nmi\_address" parameter or "nmi\_addr" port when the NMI signal goes high. The "mcause" register is cleared to zero.

All other interrupt ports are active high. For each implemented privileged execution level, there are by default input ports for software interrupt, timer interrupt and external interrupt; for example, for Machine mode, these are called "MSWInterrupt", "MTimerInterrupt" and "MExternalInterrupt", respectively. When the N extension is implemented, ports are also present for User mode. Parameter "unimp\_int\_mask" allows the default behavior to be changed to exclude certain interrupt ports. The parameter value is a mask in the same format as the "mip" CSR; any interrupt corresponding to a non-zero bit in this mask will be removed from the processor and read as zero in "mip", "mie" and "mideleg" CSRs (and Supervisor and User mode equivalents if implemented).

Parameter "external\_int\_id" can be used to enable extra interrupt ID input ports on each hart. If the parameter is True then when an external interrupt is applied the value on the ID port is sampled and used to fill the Exception Code field in the "mcause" CSR (or the equivalent CSR for other execution levels). For Machine mode, the extra interrupt ID port is called "MExternalInterruptID".

The "deferint" port is an active-high artifact input that, when written to 1, prevents any pending-and-enabled interrupt being taken (normally, such an interrupt would be taken on the next instruction after it becomes pending-and-enabled). The purpose of this signal is to enable alignment with hardware models in step-and-compare usage.

### 1.9 Debug Mode

The model can be configured to implement Debug mode using parameter "debug\_mode". This implements features described in Chapter 4 of the RISC-V External Debug Support specification with version specified by parameter "debug\_version" (see References). Some aspects of this mode are not defined in the specification because they are implementation-specific; the model provides infrastructure to allow implementation of a Debug Module using a custom harness. Features added are described below.

Parameter "debug\_mode" can be used to specify three different behaviors, as follows:

- 1. If set to value "vector", then operations that would cause entry to Debug mode result in the processor jumping to the address specified by the "debug\_address" parameter. It will execute at this address, in Debug mode, until a "dret" instruction causes return to non-Debug mode. Any exception generated during this execution will cause a jump to the address specified by the "dexc\_address" parameter.
- 2. If set to value "interrupt", then operations that would cause entry to Debug mode result in the processor simulation call (e.g. opProcessorSimulate) returning, with a stop reason of OP\_SR\_INTERRUPT. In this usage scenario, the Debug Module is implemented in the simulation harness.
- 3. If set to value "halt", then operations that would cause entry to Debug mode result in the processor halting. Depending on the simulation environment, this might cause a return from the simulation call with a stop reason of OP\_SR\_HALT, or debug mode might be implemented by another platform component which then restarts the debugged processor again.

#### 1.9.1 Debug State Entry

The specification does not define how Debug mode is implemented. In this model, Debug mode is enabled by a Boolean pseudo-register, "DM". When "DM" is True, the processor is in Debug mode. When "DM" is False, mode is defined by "mstatus" in the usual way.

Entry to Debug mode can be performed in any of these ways:

- 1. By writing True to register "DM" (e.g. using opProcessorRegWrite) followed by simulation of at least one cycle (e.g. using opProcessorSimulate), dcsr cause will be reported as trigger;
- 2. By writing a 1 then 0 to net "haltreq" (using opNetWrite) followed by simulation of at least one

cycle (e.g. using opProcessorSimulate);

- 3. By writing a 1 to net "resethaltreq" (using opNetWrite) while the "reset" signal undergoes a negedge transition, followed by simulation of at least one cycle (e.g. using opProcessorSimulate);
- 4. By executing an "ebreak" instruction when Debug mode entry for the current processor mode is enabled by dcsr.ebreakm, dcsr.ebreaks or dcsr.ebreaku.

In all cases, the processor will save required state in "dpc" and "dcsr" and then perform actions described above, depending in the value of the "debug\_mode" parameter.

#### 1.9.2 Debug State Exit

Exit from Debug mode can be performed in any of these ways:

- 1. By writing False to register "DM" (e.g. using opProcessorRegWrite) followed by simulation of at least one cycle (e.g. using opProcessorSimulate);
- 2. By executing an "dret" instruction when Debug mode.

In both cases, the processor will perform the steps described in section 4.6 (Resume) of the Debug specification.

#### 1.9.3 Debug Registers

When Debug mode is enabled, registers "dcsr", "dpc", "dscratch0" and "dscratch1" are implemented as described in the specification. These may be manipulated externally by a Debug Module using opProcessorRegRead or opProcessorRegWrite; for example, the Debug Module could write "dcsr" to enable "ebreak" instruction behavior as described above, or read and write "dpc" to emulate stepping over an "ebreak" instruction prior to resumption from Debug mode.

#### 1.9.4 Debug Mode Execution

The specification allows execution of code fragments in Debug mode. A Debug Module implementation can cause execution in Debug mode by the following steps:

- 1. Write the address of a Program Buffer to the program counter using opProcessorPCSet;
- 2. If "debug\_mode" is set to "halt", write 0 to pseudo-register "DMStall" (to leave halted state);
- 3. If entry to Debug mode was handled by exiting the simulation callback, call opProcessorSimulate or opRootModuleSimulate to resume simulation.

Debug mode will be re-entered in these cases:

- 1. By execution of an "ebreak" instruction; or:
- 2. By execution of an instruction that causes an exception.

In both cases, the processor will either jump to the debug exception address, or return control immediately to the harness, with stopReason of OP\_SR\_INTERRUPT, or perform a halt, depending on the value of the "debug\_mode" parameter.

#### 1.9.5 Debug Single Step

When in Debug mode, the processor or harness can cause a single instruction to be executed on return from that mode by setting dcsr.step. After one non-Debug-mode instruction has been executed, control will be returned to the harness. The processor will remain in single-step mode until dcsr.step is cleared.

#### 1.9.6 Debug Ports

Port "DM" is an output signal that indicates whether the processor is in Debug mode

Port "haltreq" is a rising-edge-triggered signal that triggers entry to Debug mode (see above).

Port "resethaltreq" is a level-sensitive signal that triggers entry to Debug mode after reset (see above).

### 1.10 Trigger Module

This model is configured with a trigger module, implementing a subset of the behavior described in Chapter 5 of the RISC-V External Debug Support specification with version specified by parameter "debug\_version" (see References).

#### 1.10.1 Trigger Module Restrictions

The model currently supports tdata1 of type 0, type 2 (mcontrol), type 3 (icount), type 4 (itrigger), type 5 (etrigger) and type 6 (mcontrol6). icount triggers are implemented for a single instruction only, with count hard-wired to 1 and automatic zeroing of mode bits when the trigger fires.

#### 1.10.2 Trigger Module Parameters

Parameter "trigger\_num" is used to specify the number of implemented triggers. In this variant, "trigger\_num" is 4.

Parameter "tinfo" is used to specify the value of the read-only "tinfo" register, which indicates the trigger types supported. In this variant, "tinfo" is 0x3d.

Parameter "tinfo\_undefined" is used to specify whether the "tinfo" register is undefined, in which case reads of it trap to Machine mode. In this variant, "tinfo\_undefined" is 0.

Parameter "tcontrol\_undefined" is used to specify whether the "tcontrol" register is undefined, in which case accesses to it trap to Machine mode. In this variant, "tcontrol\_undefined" is 0.

Parameter "mcontext\_undefined" is used to specify whether the "mcontext" register is undefined, in which case accesses to it trap to Machine mode. In this variant, "mcontext\_undefined" is 0.

Parameter "scontext\_undefined" is used to specify whether the "scontext" register is undefined, in which case accesses to it trap to Machine mode. In this variant, "scontext\_undefined" is 0.

Parameter "amo\_trigger" is used to specify whether load/store triggers are activated for AMO instructions. In this variant, "amo\_trigger" is 0.

Parameter "no\_hit" is used to specify whether the "hit" bit in tdata1 is unimplemented. In this variant, "no\_hit" is 0.

Parameter "no\_sselect\_2" is used to specify whether the "sselect" field in "textra32"/"textra64" registers is unable to hold value 2 (indicating match by ASID is not allowed). In this variant, "no\_sselect\_2" is 0.

Parameter "mcontext\_bits" is used to specify the number of writable bits in the "mcontext" register. In this variant, "mcontext\_bits" is 6.

Parameter "scontext\_bits" is used to specify the number of writable bits in the "scontext" register. In this variant, "scontext\_bits" is 16.

Parameter "mvalue\_bits" is used to specify the number of writable bits in the "mvalue" field in "textra32"/"textra64" registers; if zero, the "mselect" field is tied to zero. In this variant, "mvalue\_bits" is 6.

Parameter "svalue\_bits" is used to specify the number of writable bits in the "svalue" field in "textra32"/"textra64" registers; if zero, the "sselect" is tied to zero. In this variant, "svalue\_bits" is 16.

Parameter "mcontrol\_maskmax" is used to specify the value of field "maskmax" in the "mcontrol" register. In this variant, "mcontrol\_maskmax" is 63.

### 1.11 Debug Mask

It is possible to enable model debug messages in various categories. This can be done statically using the "override\_debugMask" parameter, or dynamically using the "debugflags" command. Enabled messages are specified using a bitmask value, as follows:

Value 0x002: enable debugging of PMP and virtual memory state;

Value 0x004: enable debugging of interrupt state.

All other bits in the debug bitmask are reserved and must not be set to non-zero values.

## 1.12 Integration Support

This model implements a number of non-architectural pseudo-registers and other features to facilitate integration.

#### 1.12.1 CSR Register External Implementation

If parameter "enable\_CSR\_bus" is True, an artifact 16-bit bus "CSR" is enabled. Slave callbacks installed on this bus can be used to implement modified CSR behavior (use opBusSlaveNew or icmMapExternalMemory, depending on the client API). A CSR with index 0xABC is mapped on

the bus at address 0xABC0; as a concrete example, implementing CSR "time" (number 0xC01) externally requires installation of callbacks at address 0xC010 on the CSR bus.

#### 1.12.2 LR/SC Active Address

Artifact register "LRSCAddress" shows the active LR/SC lock address. The register holds all-ones if there is no LR/SC operation active or if LR/SC locking is implemented externally as described above.

### 1.13 Limitations

Instruction pipelines are not modeled in any way. All instructions are assumed to complete immediately. This means that instruction barrier instructions (e.g. fence.i) are treated as NOPs, with the exception of any Illegal Instruction behavior, which is modeled.

Caches and write buffers are not modeled in any way. All loads, fetches and stores complete immediately and in order, and are fully synchronous. Data barrier instructions (e.g. fence) are treated as NOPs, with the exception of any Illegal Instruction behavior, which is modeled.

Real-world timing effects are not modeled: all instructions are assumed to complete in a single cycle.

Hardware Performance Monitor registers are not implemented and hardwired to zero.

The TLB is architecturally-accurate but not device accurate. This means that all TLB maintenance and address translation operations are fully implemented but the cache is larger than in the real device.

This variant is under development. It includes Supervisor mode and associated standard RISC-V features, but some Andes-specific CSRs are not yet implemented.

Andes-specific cache, local memory and ECC behavior is not yet implemented, except for CSR state.

Andes Performance and Code Dense instructions and associated CSR state are implemented, but the EXEC.IT instruction supports in-memory table mode using the uitb CSR only (not hardwired mode).

PMP and PMA accesses that any-byte match but do not all-byte match are broken into separate smaller accesses that follow all-byte match rules.

#### 1.14 Verification

All instructions have been extensively tested by Imperas, using tests generated specifically for this model and also reference tests from https://github.com/riscv/riscv-tests.

Also reference tests have been used from various sources including:

https://github.com/riscv/riscv-tests

https://github.com/ucb-bar/riscv-torture

The Imperas OVPsim RISC-V models are used in the RISC-V Foundation Compliance Framework as a functional Golden Reference:

https://github.com/riscv/riscv-compliance

where the simulated model is used to provide the reference signatures for compliance testing. The Imperas OVPsim RISC-V models are used as reference in both open source and commercial instruction stream test generators for hardware design verification, for example:

http://valtrix.in/sting from Valtrix

https://github.com/google/riscv-dv from Google

The Imperas OVPsim RISC-V models are also used by commercial and open source RISC-V Core RTL developers as a reference to ensure correct functionality of their IP.

#### 1.15 References

The Model details are based upon the following specifications:

RISC-V Instruction Set Manual, Volume I: User-Level ISA (User Architecture Version 2.2)

RISC-V Instruction Set Manual, Volume II: Privileged Architecture (Privileged Architecture Version 1.10)

- —- AndesCore\_A25\_DS141\_V1.1 DS141-11
- AndeStar V5 Architecture and CSR Definitions (UM164-1515, 2020-05-08)

## Andes-Specific Extensions

Andes processors add various custom extensions to the basic RISC-V architecture. This model implements the following:

- 1: Hardware Stack Protection (if mmsc\_cfg.HSP=1);
- 2: Physical Memory Attribute Unit (if mmsc\_cfg.DPMA=1).
- 3: Performance Throttling (register interface only, if mmsc\_cfg.PFT=1);
- 4: CSRs for CCTL Operations (register interface only, if mmsc\_cfg.CCTLCSR=1);
- 5: Performance Extension instructions (if mmsc\_cfg.EV5MPE=1);
- 6: CodeDense instructions (if mmsc\_cfg.ECD=1);
- 7: Half-precision load/store instructions (if mmsc\_cfg.EFHW=1).
- 8: BFLOAT16 conversion instructions (if mmsc\_cfg.BFLOAT16=1).
- 9: Half-precision arithmetic instructions (if mmsc\_cfg.ZFH=1).
- 10: Vector INT4 load extension (if mmsc\_cfg.VL4=1).

Other Andes-specific extensions are not currently modeled. The exact set of supported extensions can be configured using parameter "andesExtensions/mmsc\_cfg", which overrides the default value of the mmsc\_cfg register (see detailed description below).

### 2.1 Andes-Specific Parameters

In addition to the base model RISC-V parameters, this model implements parameters allowing Andes-specific model features to be controlled. These parameters are documented below.

#### 2.1.1 Parameter andesExtensions/mmsc\_cfg

This parameter allows the value of the read-only mmsc\_cfg register to be specified. Bits that affect behavior of the model are:

bit 3 (ECD): enables CodeDense instructions and uitb CSR.

bit 4 (PFT): determines presence of mpft\_ctl register and affects implemented fields in mxstatus.

bit 5 (HSP): enables HW Stack protection, relevant CSRs and affects implemented fields in mxstatus.

bit 13 (EV5PE): enables Performance Extension support.

bit 15 (PMNDS): enables Andes-enhanced Performance Monitoring.

bit 16 (CCTLCSR): enables CCTL CSRs.

bit 30 (DPMA): enables the Physical Memory Attribute Unit and relevant CSRs.

bit 32 (BF16CVT): enables BFLOAT16 conversion extension.

bit 33 (ZFH): enables FP16 half-precision extension.

bit 34 (VL4): enables vector INT4 load extension.

Other bits can be set or cleared but do not affect model behavior.

Example: -override iss/cpu0/andesExtensions/mmsc\_cfg=0x2028

#### 2.1.2 Parameter andesExtensions/micm\_cfg

This parameter allows the value of the read-only micm\_cfg register to be specified. Bits that affect behavior of the model are:

bits 8:6 (ISZ): enables mcache\_ctl CSR if non-zero.

bits 14:12 (ILMB): enables milmb CSR if non-zero.

Other bits can be set or cleared but do not affect model behavior, except that if any bit is non zero then IME/PIME bits in mxstatus are modeled.

Example: -override iss/cpu0/andesExtensions/micm\_cfg=0

#### 2.1.3 Parameter andesExtensions/mdcm\_cfg

This parameter allows the value of the read-only mdcm\_cfg register to be specified. Bits that affect behavior of the model are:

bits 8:6 (DSZ): enables mcache\_ctl CSR if non-zero.

bits 14:12 (DLMB): enables mdlmb CSR if non-zero.

Other bits can be set or cleared but do not affect model behavior, except that if any bit is non zero then DME/DIME bits in mxstatus are modeled.

Example: -override iss/cpu0/andesExtensions/mdcm\_cfg=0

#### 2.1.4 Parameter andesExtensions/uitb

This parameter allows the value of the uitb register to be specified.

Example: -override iss/cpu0/andesExtensions/uitb=0

#### 2.1.5 Parameter andesExtensions/milmb

This parameter allows the value of the milmb register to be specified.

Example: -override iss/cpu0/andesExtensions/milmb=0

#### 2.1.6 Parameter andesExtensions/milmbMask

This parameter allows the mask of writable bits in the milmb register to be specified. The default value for this variant is 0xe (RWECC and ECCEN are writable, all other bits are read-only).

Example: -override iss/cpu0/andesExtensions/milmbMask=0xe

#### 2.1.7 Parameter andesExtensions/mdlmb

This parameter allows the value of the mdlmb register to be specified.

Example: -override iss/cpu0/andesExtensions/mdlmb=0

#### 2.1.8 Parameter andesExtensions/mdlmbMask

This parameter allows the mask of writable bits in the mdlmb register to be specified. The default value for this variant is 0xe (RWECC and ECCEN are writable, all other bits are read-only).

Example: -override iss/cpu0/andesExtensions/mdlmbMask=0xe

#### 2.1.9 Parameter andesExtensions/PMA\_grain

This parameter allows the grain size of Physical Memory Attribute regions to be specified. The default value for this variant is 0, meaning that PMA regions as small as 4 bytes are implemented.

Example: -override iss/cpu0/andesExtensions/PMA\_grain=16

#### 2.2 Hardware Stack Protection

Hardware Stack Protection is present on this variant (mmsc\_cfg.HSP=1). Registers mhsp\_ctl, msp\_bound and msp\_base are implemented.

### 2.3 Physical Memory Attribute Unit

The Physical Memory Attribute Unit is not present on this variant (mmsc\_cfg.DPMA=0).

### 2.4 Performance Throttling

Performance Throttling registers are present on this variant (mmsc\_cfg.PFT=1). Register mpft\_ctl is present but has no behavior except for the effects on mxstatus, which are modeled.

### 2.5 Andes-Enhanced Performance Monitoring

Andes-Enhanced Performance Monitoring is present on this variant (mmsc\_cfg.PMNDS=1).

### 2.6 CSRs for CCTL Operations

CSRs for CCTL Operation are not present on this variant (mmsc\_cfg.CCTLCSR=0).

### 2.7 Andes-Specific Instructions

This section describes Andes-specific instructions implemented by this variant. Refer to Andes reference documentation for more information.

#### 2.7.1 Performance Extension Instructions

#### 2.7.1.1 ADDIGP

31	30	21	2	0	19	17	16	15
imm[17]		imm[10:1]	imm	n[11]	imm[14:12	:]	imm[16:15]	
14		13	12	11	7	6		0
imm[0]		01			Rd	C	Custom0 0001011	L

Add the content of the implied GP (x3) register with a signed constant.

#### 2.7.1.2 BBC

	31		30	29	25	24	20	19	15
	imm[10]		0	imm	[9:5]	cimm[	4:0]	]	Rs1
14		12	11	8		7	6		0
	111		imm[4:	1]		0	C	ustom2	1011011

Branch on bit is clear/zero.

#### 2.7.1.3 BBS

31		30		29	25	24	20	) 19		15
imm[10]	)]	1		$_{ m imm}$	[9:5]	cim	m[4:0]		Rs1	
14	12	11		8		7	6			0
11	1		imm[4:1	.]		0		Custo	$m2\ 101101$	.1

Branch on bit is set/non-zero.

#### 2.7.1.4 BEQC

	31		30	29	25	24	20	19		15
i	mm[10]		cimm[6]	imm	[9:5]	cimm	1[4:0]		Rs1	
14		12	11	8		7	6			0
	101		imm[4:	1]	ci	mm[5]		Custon	n2 101101	1

Branch on equal to a constant.

#### 2.7.1.5 BNEC

	31		30	29	25	24	20	19		15
	imm[10]		cimm[6]	imm	[9:5]	cimm	[4:0]		Rs1	
14		12	11	8		7	6			0
	110		$\operatorname{imm}[4:$	1]	ci	mm[5]	C	ustom	2 1011011	

Branch on not-equal to a constant.

#### 2.7.1.6 BFOS

31	30	26	25	24	20	19	15	14	12	11	7	6	0
0	msb[	4:0]	0	lsb[4	4:0]	Rs	1	01		Ro	l	Custo	0m $2$
												10110	011

Sign-extended bit-field extract or insert operation.

#### 2.7.1.7 BFOZ

31	30	26	25	24	20	19	15	14	12	11	7	6	0
0	msb[	4:0]	0	lsb[4	4:0]	Rs	1	01	0	Rd		Custo 10110	

Zero-extended bit-field extract or insert operation.

#### 2.7.1.8 LEA.h

31	25	24	20	19	15	14		12	11		7	6	0
0000	101	]	Rs2		Rs1		000			Rd		Cus	tom2
												101	1011

Add a base register with a half-word-aligned offset from an offset register.

#### 2.7.1.9 LEA.w

31	25	24	20	19	15	14	12	11	7	6	0
00001	110	Rs	s2	Rs	s1	0	00	]	Rd	Cus	tom2
										101	1011

Add a base register with a word-aligned offset from an offset register.

#### 2.7.1.10 LEA.d

31	25	24	20	19	15	14		12	11		7	6	0
0000	)111	]	Rs2		Rs1		000			Rd		Cus	tom2
												101	1011

Add a base register with a double-word-aligned offset from an offset register.

#### 2.7.1.11 LBGP

31	30	21	2	0	19		17	16	15
imm[17]	imm[10:1]		imm	[11]	ir	nm[14:12]	]	imm[]	16:15]
14	13		12	11		7	6		0
imm[0]	00				Rd		С	ustom0 00	001011

Load a sign-extended 8-bit byte from memory into a general register.

#### 2.7.1.12 LBUGP

31	30	21	2	0	19		17	16	15
imm[17]	imm[10:1]		imm	n[11]	imm	1[14:12]		imm[1	6:15]
14	13		12	11		7	6		0
imm[0]	10				Rd		С	ustom0 00	01011

Load a zero-extended 8-bit byte from memory into a general register.

#### 2.7.1.13 LHGP

	31	30	21		20		19	17
	imm[17]	imm[10:1]			imm[11]		imm[14:	12]
16	15	14	12	11		7	6	0
	imm[16:15]	001			Rd		Custom1 01	101011

Load a sign-extended 16-bit half-word from memory into a general register.

#### 2.7.1.14 LHUGP

	31	30		21		20		19	17
	imm[17]		imm[10:1]			imm[11]		imm[14	1:12]
16	15	14		12	11		7	6	0
	imm[16:15]		101			Rd		Custom1 (	0101011

Load a zero-extended 16-bit half-word from memory into a general register.

#### 2.7.1.15 LWGP

	31	30	22	2	1	20		19	17
	imm[18]		imm[10:2]	imm	1[17]	imm[11]		imm[14:12]	
16		15	14	12	11	7	6		0
	imm[16:15]		010			Rd	C	Sustom1 0101011	1

Load a sign-extended 32-bit word from memory into a general register.

#### 2.7.1.16 SBGP

31	30	25	24	20	19 17	16 15
imm[17]	imm[10:5]		Rs2		imm[14:12]	imm[16:15]
14	13	12	11	8	7	6 0
imm[0]	11		imm[4:1]		imm[11]	Custom0
						0001011

Store an 8-bit byte from a general register into a memory location.

#### 2.7.1.17 SHGP

	31	30	25	24	20	19	17	16	15
	imm[17]		imm[10:5]	R	s2	imm[1	4:12]	imm[1	6:15]
14		12	11	8		7	6		0
	000 imm			:1]	ir	nm[11]		Custom1 01	01011

Store a 16-bit half-word from a general register into a memory location.

#### 2.7.1.18 SWGP

	31		30	25	24 20	19 17	16 15
	imm[18]		imm[10:5	]	Rs2	imm[14:12]	imm[16:15]
14		12	11	9	8	7	6 0
	100		imm[4:2]		imm[17]	imm[11]	Custom1
							0101011

Store a 32-bit word from a general register into a memory location.

#### 2.7.1.19 FFB

31	25	24	20	19	15	14		12	11		7	6		0
0010	000	]	Rs2		Rs1		000			Rd		С	ustom2	
												1	011011	

Find the first byte in a first register that matches a value in a second register.

#### 2.7.1.20 FFZMISM

31	25	24	20	19	15	14		12	11		7	6		0
0010	0001	R	2s2		Rs1		000			Rd		С	ustom2	
												1	011011	

Find the first byte in a register that is zero or fails a corresponding byte comparison.

#### 2.7.1.21 FFMISM

31	25	24	20	19	15	14		12	11		7	6	0
00	10010	I	Rs2		Rs1		000			Rd		Cu	stom2
												10	11011

Find the first byte in a register that fails a corresponding byte comparison.

#### 2.7.1.22 FLMISM

31	25	24	20	19	15	14		2	11		7	6	0
00100	)11	F	Rs2	]	Rs1		000			Rd			stom2
												101	.1011

Find the last byte in a register that fails a corresponding byte comparison.

#### 2.7.2 CodeDense Instructions

#### 2.7.2.1 EXEC.IT

15	13	12	9	8	7	6	2	1		0
100		imm[10	0 4:3 8	imm[11]	0	imm[7:	:6 2 9 5]		00	

Execute an instruction fetched from the instruction table.

#### 2.7.2.2 EX9.IT

15	13	12	9	8	7	6	2	1		0
1	.00	imm[10	0 4:3 8]		00	imm[7]	:6 2 9 5]		00	

Execute an instruction fetched from the instruction table.

## Configuration

#### 3.1 Location

This model's VLNV is andes.ovpworld.org/processor/riscv/1.0.

The model source is usually at:

\$IMPERAS\_HOME/ImperasLib/source/andes.ovpworld.org/processor/riscv/1.0

The model binary is usually at:

\$IMPERAS\_HOME/lib/\$IMPERAS\_ARCH/ImperasLib/andes.ovpworld.org/processor/riscv/1.0

### 3.2 GDB Path

The default GDB for this model is: \$IMPERAS\_HOME/lib/\$IMPERAS\_ARCH/gdb/riscv-none-embed-gdb.

### 3.3 Semi-Host Library

The default semi-host library file is riscv.ovpworld.org/semihosting/pk/1.0

#### 3.4 Processor Endian-ness

This is a LITTLE endian model.

## 3.5 QuantumLeap Support

This processor is qualified to run in a QuantumLeap enabled simulator.

#### 3.6 Processor ELF code

The ELF code supported by this model is: 0xf3.

## All Variants in this model

This model has these variants

Variant	Description
N25	
NX25	
N25F	
NX25F	
A25	(described in this document)
AX25	
A25F	
AX25F	

Table 4.1: All Variants in this model

## **Bus Master Ports**

This model has these bus master ports.

Name	min	max	Connect?	Description
INSTRUCTION	32	34	mandatory	Instruction bus
DATA	32	34	optional	Data bus

Table 5.1: Bus Master Ports

## **Bus Slave Ports**

This model has no bus slave ports.

# Net Ports

This model has these net ports.

Name	Type	Connect?	Description
reset	input	optional	Reset
reset_addr	input	optional	externally-applied reset address
nmi	input	optional	NMI
nmi_addr	input	optional	externally-applied NMI address
SSWInterrupt	input	optional	Supervisor software interrupt
MSWInterrupt	input	optional	Machine software interrupt
STimerInterrupt	input	optional	Supervisor timer interrupt
MTimerInterrupt	input	optional	Machine timer interrupt
SExternalInterrupt	input	optional	Supervisor external interrupt
MExternalInterrupt	input	optional	Machine external interrupt
irq_ack_o	output	optional	interrupt acknowledge (pulse)
irq_id_o	output	optional	acknowledged interrupt id (valid during
			irq_ack_o pulse)
sec_lvl_o	output	optional	current privilege level
LR_address	output	optional	Port written with effective address for LR
			instruction
SC_address	output	optional	Port written with effective address for SC
			instruction
SC_valid	input	optional	SC_address valid input signal
AMO_active	output	optional	Port written with code indicating active
			AMO
deferint	input	optional	Artifact signal causing interrupts to be
			held off when high

Table 7.1: Net Ports

# FIFO Ports

This model has no FIFO ports.

## Formal Parameters

mumHarts Uns32 Specify the number of hart contexts in a multiprocessor endian Endian Model endian  endian Endian Model endian  endianFixed Boolean Specify that data endianness is fixed (mstatus.{MBE,SBE,UBE} fields read-only)  misa.MXL Uns32 Override default value of misa.MXL  misa.Extensions Uns32 Override default value of misa.Extensions  add.Extensions String Add extensions specified by letters to misa.Extensions (for example, specify to add V and D features)  misa.Extensions.mask Uns32 Override mask of writable bits in misa.Extensions  add.Extensions.mask String Add extensions specified by letters to mask of writable bits misa.Extensions (for example, specify "VD" to add V and D features)  Debug  debug.version Enumeration Specify required Debug Architecture version (0.13.2-DRAFT or 0.1-DRAFT)  debug.mode Enumeration Specify won Debug mode is implemented (none, vector, interrupt or hal Simulation.Artifact  verbose Boolean Specify verbose output messages  enable.CSR.bus Boolean Add artifact CSR bus port, allowing CSR registers to be externally immented  CSR.remap String Comma-separated list of CSR number mappings, each of the form of Name>= <number>  ASID.cache.size Uns32 Specify whether hardware update of PTE A bit is supported updatePTEA Boolean Specify whether hardware update of PTE A bit is supported updatePTEA Boolean Specify whether hardware update of PTE D bit is supported unaligned Boolean Specify whether the processor supports unaligned memory accesses unalignedAMO Boolean Specify whether the processor supports unaligned memory accesses unalignedAMO Boolean Specify byte granularity of Il/sc lock region (constrained to a power of the PMP-grain Uns32 Specify byte granularity, G (0 =&gt;4 bytes, 1 =&gt;8 bytes, etc)</number>	Name	Type	Description
Specify required User Architecture version (2.2, 2.3 or 20190305)	Fundamental		
Debug   Debug   Enumeration   Specify required Privileged Architecture version (1.10, 1.11, 20190405   master)	variant	Enumeration	Selects variant (either a generic UISA or a specific model)
mumHarts Uns32 Specify the number of hart contexts in a multiprocessor endian Endian Model endian  endian Endian Model endian  endianFixed Boolean Specify that data endianness is fixed (mstatus.{MBE,SBE,UBE} fields read-only)  misa.MXL Uns32 Override default value of misa.MXL  misa.Extensions Uns32 Override default value of misa.Extensions  add.Extensions String Add extensions specified by letters to misa.Extensions (for example, specify to add V and D features)  misa.Extensions.mask Uns32 Override mask of writable bits in misa.Extensions  add.Extensions.mask String Add extensions specified by letters to mask of writable bits misa.Extensions (for example, specify "VD" to add V and D features)  Debug  debug.version Enumeration Specify required Debug Architecture version (0.13.2-DRAFT or 0.1-DRAFT)  debug.mode Enumeration Specify won Debug mode is implemented (none, vector, interrupt or hal Simulation.Artifact  verbose Boolean Specify verbose output messages  enable.CSR.bus Boolean Add artifact CSR bus port, allowing CSR registers to be externally immented  CSR.remap String Comma-separated list of CSR number mappings, each of the form of Name>= <number>  ASID.cache.size Uns32 Specify whether hardware update of PTE A bit is supported updatePTEA Boolean Specify whether hardware update of PTE A bit is supported updatePTEA Boolean Specify whether hardware update of PTE D bit is supported unaligned Boolean Specify whether the processor supports unaligned memory accesses unalignedAMO Boolean Specify whether the processor supports unaligned memory accesses unalignedAMO Boolean Specify byte granularity of Il/sc lock region (constrained to a power of the PMP-grain Uns32 Specify byte granularity, G (0 =&gt;4 bytes, 1 =&gt;8 bytes, etc)</number>	user_version	Enumeration	Specify required User Architecture version (2.2, 2.3 or 20190305)
mmHarts	priv_version	Enumeration	Specify required Privileged Architecture version (1.10, 1.11, 20190405 or
endian endianFixed Boolean Boolean Specify that data endianness is fixed (mstatus.{MBE,SBE,UBE}} fields read-only)  misa.MXL misa.Extensions Juns32 Override default value of misa.MXL misa.Extensions add.Extensions String Add extensions specified by letters to misa.Extensions which is a specify to add V and D features)  misa.Extensions.mask Juns32 Override mask of writable bits in misa.Extensions (for example, specify being a specified by letters to mask of writable bits misa.Extensions mask of writable bits misa.Extensions (for example, specify being a specified by letters to mask of writable bits misa.Extensions (for example, specify being a specify with a specify prequired Debug Architecture version (0.13.2-DRAFT or 0.1-DRAFT)  debug.mode Enumeration Specify required Debug Architecture version (0.13.2-DRAFT or 0.1-DRAFT)  debug.mode Enumeration Specify with Debug mode is implemented (none, vector, interrupt or hales of the specify with a specify			master)
misa_MXL	numHarts	Uns32	Specify the number of hart contexts in a multiprocessor
misa_MXL Uns32 Override default value of misa.MXL misa_Extensions Uns32 Override default value of misa_Extensions  add_Extensions String Add extensions specified by letters to misa_Extensions (for example, spe "VD" to add V and D features)  misa_Extensions_mask Uns32 Override mask of writable bits in misa_Extensions  add_Extensions_mask String Add extensions specified by letters to mask of writable bits misa_Extensions specified by letters to mask of writable bits misa_Extensions (for example, specify "VD" to add V and D features)  Debug  debug_version Enumeration Specify required Debug Architecture version (0.13.2-DRAFT or 0.1- DRAFT)  debug_mode Enumeration Specify how Debug mode is implemented (none, vector, interrupt or hal  Simulation_Artifact verbose Boolean Specify verbose output messages  enable_CSR_bus Boolean Add artifact CSR bus port, allowing CSR registers to be externally im mented  CSR_remap String Comma-separated list of CSR number mappings, each of the form <	endian	Endian	
misa_Extensions  add_Extensions  String  Add extensions specified by letters to misa_Extensions (for example, specify "VD" to add V and D features)  misa_Extensions_mask  Uns32  Override mask of writable bits in misa_Extensions  add_Extensions_mask  String  Add extensions specified by letters to mask of writable bits misa_Extensions  add_Extensions_mask  String  Add extensions specified by letters to mask of writable bits misa_Extensions (for example, specify "VD" to add V and D features)  Debug  debug_version  Enumeration  Specify required Debug Architecture version (0.13.2-DRAFT or 0.1-DRAFT)  debug_mode  Enumeration  Specify how Debug mode is implemented (none, vector, interrupt or hal simulation_Artifact  verbose  Boolean  Specify verbose output messages  enable_CSR_bus  Boolean  Add artifact CSR bus port, allowing CSR registers to be externally immented  CSR_remap  String  Comma-separated list of CSR number mappings, each of the form < Name>= <number>  ASID_cache_size  Uns32  Specifies the number of different ASIDs for which TLB entries are cach a value of 0 implies no limit  Memory  updatePTEA  Boolean  Specify whether hardware update of PTE A bit is supported  updatePTED  Boolean  Specify whether hardware update of PTE D bit is supported  unaligned  Boolean  Specify whether hardware update of PTE D bit is supported  unaligned  Boolean  Specify whether the processor supports unaligned memory accesses  unalignedAMO  Boolean  Specify whether the processor supports unaligned memory accesses  unalignedAMO  Boolean  Specify the number of implemented ASID bits  Uns32  Specify byte granularity of ll/sc lock region (constrained to a power of tropper proper proper</number>	endianFixed	Boolean	
Add extensions specified by letters to misa. Extensions (for example, specified by letters to misa. Extensions (for example, specified by letters) to add V and D features)	misa_MXL	Uns32	Override default value of misa.MXL
misa_Extensions_mask  Uns32 Override mask of writable bits in misa_Extensions  Add_extensions_mask String Add extensions specified by letters to mask of writable bits misa_Extensions.  Debug  debug_version  Enumeration  Specify required Debug Architecture version (0.13.2-DRAFT or 0.1-DRAFT)  debug_mode  Enumeration  Specify how Debug mode is implemented (none, vector, interrupt or hal Simulation_Artifact  verbose  Boolean  Specify verbose output messages  enable_CSR_bus  Boolean  String  Comma-separated list of CSR number mappings, each of the form < Name>= <number>  ASID_cache_size  Uns32  Specifies the number of different ASIDs for which TLB entries are cach a value of 0 implies no limit  Memory  updatePTEA  updatePTEA  Boolean  Specify whether hardware update of PTE A bit is supported  updatePTED  Boolean  Specify whether hardware update of PTE D bit is supported  unaligned  Boolean  Specify whether the processor supports unaligned memory accesses  unalignedAMO  Boolean  Specify whether the processor supports unaligned memory accesses for Al instructions  Lys_grain  Uns32  Specify the number of implemented ASID bits  Ir.sc.grain  Uns32  Specify byte granularity of Il/sc lock region (constrained to a power of the PMP_grain)  Uns32  Specify PMP region granularity, G (0 =&gt;4 bytes, 1 =&gt;8 bytes, etc)</number>	misa_Extensions	Uns32	Override default value of misa. Extensions
misa_Extensions_mask add_Extensions_mask add_Extensions_mask  String Add_extensions_specified_by_letters to mask of writable_bits misa_Extensions (for example, specify "VD" to add V and D features)  Debug debug_version Enumeration DRAFT)  debug_mode Enumeration Specify required Debug Architecture version (0.13.2-DRAFT or 0.1- DRAFT)  debug_mode Enumeration Specify wow Debug mode is implemented (none, vector, interrupt or hal  Simulation_Artifact verbose Boolean Boolean Add artifact CSR bus port, allowing CSR registers to be externally impented  CSR_remap String Comma-separated list of CSR number mappings, each of the form < Name>= <number>  ASID_cache_size Uns32 Specifies the number of different ASIDs for which TLB entries are cach a value of 0 implies no limit  Memory updatePTEA Boolean Specify whether hardware update of PTE A bit is supported updatePTED Boolean Specify whether hardware update of PTE D bit is supported unaligned Boolean Specify whether the processor supports unaligned memory accesses unalignedAMO Boolean Specify whether the processor supports unaligned memory accesses for Al instructions  ASID_bits Uns32 Specify the number of implemented ASID bits Ir.sc.grain Uns32 Specify byte granularity of Il/sc lock region (constrained to a power of t PMP_grain Uns32 Specify PMP region granularity, G (0 =&gt;4 bytes, 1 =&gt;8 bytes, etc)</number>	add_Extensions	String	Add extensions specified by letters to misa. Extensions (for example, specify
Add extensions specified by letters to mask of writable bits misa. Extensions (for example, specify "VD" to add V and D features)  Debug  debug_version  Enumeration  Specify required Debug Architecture version (0.13.2-DRAFT or 0.1-DRAFT)  debug_mode  Enumeration  Specify how Debug mode is implemented (none, vector, interrupt or hal Simulation_Artifact  verbose  Boolean  Specify verbose output messages  enable_CSR_bus  Boolean  String  Comma-separated list of CSR number mappings, each of the form < Name>= <number>  ASID_cache_size  Uns32  Specifies the number of different ASIDs for which TLB entries are cach a value of 0 implies no limit  Memory  updatePTEA  Boolean  Specify whether hardware update of PTE A bit is supported  updatePTED  Boolean  Specify whether hardware update of PTE D bit is supported  unaligned  Boolean  Specify whether the processor supports unaligned memory accesses  unalignedAMO  Boolean  Specify whether the processor supports unaligned memory accesses for Al instructions  ASID_bits  Uns32  Specify byte granularity of Il/sc lock region (constrained to a power of to PMP_grain  Uns32  Specify PMP region granularity, G (0 =&gt;4 bytes, 1 =&gt;8 bytes, etc)</number>			"VD" to add V and D features)
misa.Extensions (for example, specify "VD" to add V and D features)	misa_Extensions_mask	Uns32	Override mask of writable bits in misa. Extensions
Debug   debug_version   Enumeration   Specify required Debug Architecture version (0.13.2-DRAFT or 0.1-DRAFT)	add_Extensions_mask	String	Add extensions specified by letters to mask of writable bits in
debug_version  Enumeration  Specify required Debug Architecture version (0.13.2-DRAFT or 0.1-DRAFT)  debug_mode  Enumeration  Specify how Debug mode is implemented (none, vector, interrupt or hall simulation Artifact  verbose  Boolean  Specify verbose output messages  enable_CSR_bus  Boolean  Add artifact CSR bus port, allowing CSR registers to be externally implemented  CSR_remap  String  Comma-separated list of CSR number mappings, each of the form < Name>= <number>  ASID_cache_size  Uns32  Specifies the number of different ASIDs for which TLB entries are cache a value of 0 implies no limit  Memory  updatePTEA  updatePTED  Boolean  Specify whether hardware update of PTE A bit is supported  updatePTED  Boolean  Specify whether hardware update of PTE D bit is supported  unaligned  Boolean  Specify whether the processor supports unaligned memory accesses  unalignedAMO  Boolean  Specify whether the processor supports unaligned memory accesses for Alinstructions  ASID_bits  Uns32  Specify the number of implemented ASID bits  Ir.sc.grain  Uns32  Specify byte granularity of Il/sc lock region (constrained to a power of the processor supports unaligned to a power of the processor supports</number>			misa.Extensions (for example, specify "VD" to add V and D features)
DRAFT)   debug_mode			
Simulation_Artifact   Specify how Debug mode is implemented (none, vector, interrupt or hale   Simulation_Artifact	debug_version	Enumeration	Specify required Debug Architecture version (0.13.2-DRAFT or 0.14.0-
Simulation_Artifact         verbose       Boolean       Specify verbose output messages         enable_CSR_bus       Boolean       Add artifact CSR bus port, allowing CSR registers to be externally immented         CSR_remap       String       Comma-separated list of CSR number mappings, each of the form < Name>= <number>         ASID_cache_size       Uns32       Specifies the number of different ASIDs for which TLB entries are cach a value of 0 implies no limit         Memory       updatePTEA       Boolean       Specify whether hardware update of PTE A bit is supported         updatePTED       Boolean       Specify whether hardware update of PTE D bit is supported         unaligned       Boolean       Specify whether the processor supports unaligned memory accesses         unalignedAMO       Boolean       Specify whether the processor supports unaligned memory accesses for Alinstructions         ASID_bits       Uns32       Specify the number of implemented ASID bits         lr_sc_grain       Uns32       Specify PMP region granularity, G (0 =&gt;4 bytes, 1 =&gt;8 bytes, etc)</number>			
verbose       Boolean       Specify verbose output messages         enable_CSR_bus       Boolean       Add artifact CSR bus port, allowing CSR registers to be externally imported         CSR_remap       String       Comma-separated list of CSR number mappings, each of the form < Name>= <number>         ASID_cache_size       Uns32       Specifies the number of different ASIDs for which TLB entries are cach a value of 0 implies no limit         Memory       updatePTEA       Boolean       Specify whether hardware update of PTE A bit is supported         updatePTED       Boolean       Specify whether hardware update of PTE D bit is supported         unaligned       Boolean       Specify whether the processor supports unaligned memory accesses         unalignedAMO       Boolean       Specify whether the processor supports unaligned memory accesses for Alinstructions         ASID_bits       Uns32       Specify the number of implemented ASID bits         Ir_sc_grain       Uns32       Specify byte granularity of Il/sc lock region (constrained to a power of the PMP-grain</number>		Enumeration	Specify how Debug mode is implemented (none, vector, interrupt or halt)
enable_CSR_bus  Boolean  Add artifact CSR bus port, allowing CSR registers to be externally impented  CSR_remap  String  Comma-separated list of CSR number mappings, each of the form < Name>= <number>  ASID_cache_size  Uns32  Specifies the number of different ASIDs for which TLB entries are cach a value of 0 implies no limit  Memory  updatePTEA  Boolean  Specify whether hardware update of PTE A bit is supported  updatePTED  Boolean  Specify whether hardware update of PTE D bit is supported  unaligned  Boolean  Specify whether the processor supports unaligned memory accesses  unalignedAMO  Boolean  Specify whether the processor supports unaligned memory accesses for Alinstructions  ASID_bits  Uns32  Specify the number of implemented ASID bits  Ir_sc_grain  Uns32  Specify byte granularity of ll/sc lock region (constrained to a power of to PMP_grain)  Uns32  Specify PMP region granularity, G (0 =&gt;4 bytes, 1 =&gt;8 bytes, etc)</number>	Simulation_Artifact		
mented   CSR_remap   String   Comma-separated list of CSR number mappings, each of the form <   Name>= <number>   Name&gt;=<number>   Specifies the number of different ASIDs for which TLB entries are cach a value of 0 implies no limit   Specify whether hardware update of PTE A bit is supported   updatePTEA   Boolean   Specify whether hardware update of PTE D bit is supported   unaligned   Boolean   Specify whether the processor supports unaligned memory accesses   unalignedAMO   Boolean   Specify whether the processor supports unaligned memory accesses for Alinstructions   ASID_bits   Uns32   Specify the number of implemented ASID bits   Ir_sc_grain   Uns32   Specify byte granularity of ll/sc lock region (constrained to a power of the PMP_grain   Uns32   Specify PMP region granularity, G (0 =&gt;4 bytes, 1 =&gt;8 bytes, etc)  </number></number>	1010000		
Name>= <number>  ASID_cache_size  Uns32  Specifies the number of different ASIDs for which TLB entries are cach a value of 0 implies no limit  Memory  updatePTEA  Boolean  Specify whether hardware update of PTE A bit is supported  updatePTED  Boolean  Specify whether hardware update of PTE D bit is supported  unaligned  Boolean  Specify whether the processor supports unaligned memory accesses  unalignedAMO  Boolean  Specify whether the processor supports unaligned memory accesses for AI instructions  ASID_bits  Uns32  Specify the number of implemented ASID bits  lr_sc_grain  Uns32  Specify byte granularity of ll/sc lock region (constrained to a power of to PMP_grain)  Uns32  Specify PMP region granularity, G (0 =&gt;4 bytes, 1 =&gt;8 bytes, etc)</number>	enable_CSR_bus	Boolean	* / 0
ASID_cache_size  Uns32  Specifies the number of different ASIDs for which TLB entries are cache a value of 0 implies no limit  Memory  updatePTEA  Boolean  Specify whether hardware update of PTE A bit is supported  updatePTED  Boolean  Specify whether hardware update of PTE D bit is supported  unaligned  Boolean  Specify whether the processor supports unaligned memory accesses  unalignedAMO  Boolean  Specify whether the processor supports unaligned memory accesses for AI instructions  ASID_bits  Uns32  Specify the number of implemented ASID bits  lr_sc_grain  Uns32  Specify byte granularity of ll/sc lock region (constrained to a power of the part of the processor supports unaligned memory accesses for AI instructions  Specify byte granularity of ll/sc lock region (constrained to a power of the part of the processor supports unaligned memory accesses for AI instructions  Specify byte granularity of ll/sc lock region (constrained to a power of the part of the processor supports unaligned memory accesses for AI instructions  ASID_bits  Uns32  Specify byte granularity of ll/sc lock region (constrained to a power of the part of the processor supports unaligned memory accesses for AI instructions  ASID_bits  Uns32  Specify byte granularity of ll/sc lock region (constrained to a power of the processor supports unaligned memory accesses for AI instructions  ASID_bits  Uns32  Specify byte granularity of ll/sc lock region (constrained to a power of the processor supports unaligned memory accesses for AI instructions	CSR_remap	String	Comma-separated list of CSR number mappings, each of the form <csr-< td=""></csr-<>
a value of 0 implies no limit  Memory  updatePTEA  Boolean  Specify whether hardware update of PTE A bit is supported  updatePTED  Boolean  Specify whether hardware update of PTE D bit is supported  unaligned  Boolean  Specify whether the processor supports unaligned memory accesses  unalignedAMO  Boolean  Specify whether the processor supports unaligned memory accesses for Al  instructions  ASID_bits  Uns32  Specify the number of implemented ASID bits  lr_sc_grain  Uns32  Specify byte granularity of ll/sc lock region (constrained to a power of tr  PMP_grain  Uns32  Specify PMP region granularity, G (0 =>4 bytes, 1 =>8 bytes, etc)			
Memory       Boolean       Specify whether hardware update of PTE A bit is supported         updatePTED       Boolean       Specify whether hardware update of PTE D bit is supported         unaligned       Boolean       Specify whether the processor supports unaligned memory accesses         unalignedAMO       Boolean       Specify whether the processor supports unaligned memory accesses for Alinstructions         ASID_bits       Uns32       Specify the number of implemented ASID bits         lr_sc_grain       Uns32       Specify byte granularity of ll/sc lock region (constrained to a power of the part of the processor supports unaligned memory accesses for Alinstructions         ASID_bits       Uns32       Specify the number of implemented ASID bits         lr_sc_grain       Uns32       Specify byte granularity of ll/sc lock region (constrained to a power of the part of the processor supports unaligned memory accesses for Alinstructions         ASID_bits       Uns32       Specify byte granularity of ll/sc lock region (constrained to a power of the processor supports unaligned memory accesses for Alinstructions         Boolean       Specify byte granularity of ll/sc lock region (constrained to a power of the processor supports unaligned memory accesses for Alinstructions         Boolean       Specify byte granularity of ll/sc lock region (constrained to a power of the processor supports unaligned memory accesses for Alinstructions	ASID_cache_size	Uns32	
updatePTEA       Boolean       Specify whether hardware update of PTE A bit is supported         updatePTED       Boolean       Specify whether hardware update of PTE D bit is supported         unaligned       Boolean       Specify whether the processor supports unaligned memory accesses         unalignedAMO       Boolean       Specify whether the processor supports unaligned memory accesses for Alinstructions         ASID_bits       Uns32       Specify the number of implemented ASID bits         lr_sc_grain       Uns32       Specify byte granularity of ll/sc lock region (constrained to a power of the part of the processor supports unaligned memory accesses for Alinstructions         PMP_grain       Uns32       Specify PMP region granularity, G (0 =>4 bytes, 1 =>8 bytes, etc)			a value of 0 implies no limit
updatePTED       Boolean       Specify whether hardware update of PTE D bit is supported         unaligned       Boolean       Specify whether the processor supports unaligned memory accesses         unalignedAMO       Boolean       Specify whether the processor supports unaligned memory accesses for Alinstructions         ASID_bits       Uns32       Specify the number of implemented ASID bits         lr_sc_grain       Uns32       Specify byte granularity of ll/sc lock region (constrained to a power of the part of the processor supports unaligned memory accesses for Alinstructions         ASID_bits       Uns32       Specify the number of implemented ASID bits         lr_sc_grain       Uns32       Specify byte granularity of ll/sc lock region (constrained to a power of the processor supports unaligned memory accesses for Alinstructions         PMP_grain       Uns32       Specify byte granularity of ll/sc lock region (constrained to a power of the processor supports unaligned memory accesses for Alinstructions         PMP_grain       Uns32       Specify byte granularity, G (0 =>4 bytes, 1 =>8 bytes, etc)			
unaligned       Boolean       Specify whether the processor supports unaligned memory accesses         unalignedAMO       Boolean       Specify whether the processor supports unaligned memory accesses for Al instructions         ASID_bits       Uns32       Specify the number of implemented ASID bits         lr_sc_grain       Uns32       Specify byte granularity of ll/sc lock region (constrained to a power of the part of the processor supports unaligned memory accesses for Al instructions         PMP_grain       Uns32       Specify PMP region granularity, G (0 =>4 bytes, 1 =>8 bytes, etc)			
unalignedAMO       Boolean       Specify whether the processor supports unaligned memory accesses for Alinstructions         ASID_bits       Uns32       Specify the number of implemented ASID bits         lr_sc_grain       Uns32       Specify byte granularity of ll/sc lock region (constrained to a power of treatment of the processor supports unaligned memory accesses for Alinstructions         lr_sc_grain       Uns32       Specify byte granularity of ll/sc lock region (constrained to a power of treatment of the processor supports unaligned memory accesses for Alinstructions         lr_sc_grain       Uns32       Specify byte granularity of ll/sc lock region (constrained to a power of treatment of the processor supports unaligned memory accesses for Alinstructions         lr_sc_grain       Uns32       Specify byte granularity, G (0 =>4 bytes, 1 =>8 bytes, etc)			
instructions  ASID_bits  Uns32  Specify the number of implemented ASID bits  lr_sc_grain  Uns32  Specify byte granularity of ll/sc lock region (constrained to a power of to the power of the power o			
ASID_bits  Uns32  Specify the number of implemented ASID bits  lr_sc_grain  Uns32  Specify byte granularity of ll/sc lock region (constrained to a power of to the power of the power o	unalignedAMO	Boolean	1 1 1
lr_sc_grain  Uns32  Specify byte granularity of ll/sc lock region (constrained to a power of the PMP_grain  Uns32  Specify PMP region granularity, G (0 =>4 bytes, 1 =>8 bytes, etc)			
PMP_grain Uns32 Specify PMP region granularity, $G$ (0 =>4 bytes, 1 =>8 bytes, etc)			
PMP_registers Uns32 Specify the number of implemented PMP address registers			
PMP_max_page Uns32 Specify the maximum size of PMP region to map if non-zero (may impression performance; constrained to a power of two)	PMP_max_page	Uns32	Specify the maximum size of PMP region to map if non-zero (may improve performance; constrained to a power of two)

PMP_decompose	Boolean	Whether unaligned PMP accesses are decomposed into separate aligned accesses
Sv_modes	Uns32	Specify bit mask of implemented Sv modes (e.g. 1<<8 is Sv39)
Instruction_CSR_Behavior	C 11502	Specify but mask of implemented by modes (e.g. 1 < 0 is 5 voo)
wfi_is_nop	Boolean	Specify whether WFI should be treated as a NOP (if not, halt while waiting for interrupts)
counteren_mask	Uns32	Specify hardware-enforced mask of writable bits in mcounteren/scounteren registers
noinhibit_mask	Uns32	Specify hardware-enforced mask of always-zero bits in mcountinhibit register
cycle_undefined	Boolean	Specify that the cycle CSR is undefined (reads to it are emulated by a Machine mode trap)
time_undefined	Boolean	Specify that the time CSR is undefined (reads to it are emulated by a Machine mode trap)
instret_undefined	Boolean	Specify that the instret CSR is undefined (reads to it are emulated by a Machine mode trap)
Interrupts_Exceptions		<b>(1)</b>
mtvec_is_ro	Boolean	Specify whether mtvec CSR is read-only
tvec_align	Uns32	Specify hardware-enforced alignment of mtvec/stvec/utvec when Vectored interrupt mode enabled
ecode_mask	Uns64	Specify hardware-enforced mask of writable bits in xcause.ExceptionCode
ecode_nmi	Uns64	Specify xcause.ExceptionCode for NMI
tval_zero	Boolean	Specify whether mtval/stval/utval are hard wired to zero
tval_zero_ebreak	Boolean	Specify whether mtval/stval/utval are set to zero by an ebreak
tval_ii_code	Boolean	Specify whether mtval/stval contain faulting instruction bits on illegal instruction exception
xret_preserves_lr	Boolean	Whether an xRET instruction preserves the value of LR
reset_address	Uns64	Override reset vector address
nmi_address	Uns64	Override NMI vector address
local_int_num	Uns32	Specify number of supplemental local interrupts
unimp_int_mask	Uns64	Specify mask of unimplemented interrupts (e.g. 1<<9 indicates Supervisor external interrupt unimplemented)
force_mideleg	Uns64	Specify mask of interrupts always delegated to lower-priority execution level from Machine execution level
force_sideleg	Uns64	Specify mask of interrupts always delegated to User execution level from Supervisor execution level
no_ideleg	Uns64	Specify mask of interrupts that cannot be delegated to lower-priority execution levels
no_edeleg	Uns64	Specify mask of exceptions that cannot be delegated to lower-priority execution levels
external_int_id	Boolean	Whether to add nets allowing External Interrupt ID codes to be forced
CSR_Masks		
mtvec_mask	Uns64	Specify hardware-enforced mask of writable bits in mtvec register
stvec_mask	Uns64	Specify hardware-enforced mask of writable bits in stvec register
Trigger		
tinfo_undefined	Boolean	Specify that the tinfo CSR is undefined
tcontrol_undefined	Boolean	Specify that the tcontrol CSR is undefined
mcontext_undefined	Boolean	Specify that the mcontext CSR is undefined
scontext_undefined	Boolean	Specify that the scontext CSR is undefined
mscontext_undefined	Boolean	Specify that the mscontext CSR is undefined (Debug Version 0.14.0 and later)
amo_trigger	Boolean	Specify whether AMO load/store operations activate triggers
no_hit	Boolean	Specify that tdata1.hit is unimplemented
no_sselect_2	Boolean	Specify that textra.sselect=2 is not supported (no trigger match by ASID)
trigger_num	Uns32	Specify the number of implemented hardware triggers
tinfo	Uns32	Override tinfo register (for all triggers)
mcontext_bits	Uns32	Specify the number of implemented bits in mcontext

scontext_bits	Uns32	Specify the number of implemented bits in scontext		
mvalue_bits	Uns32	Specify the number of implemented bits in textra.mvalue (if zero, tex-		
		tra.mselect is tied to zero)		
svalue_bits	Uns32	Specify the number of implemented bits in textra.svalue (if zero, tex-		
		tra.sselect is tied to zero)		
mcontrol_maskmax	Uns32	Specify mcontrol.maskmax value		
CSR_Defauts				
mvendorid	Uns64	Override mvendorid register		
marchid	Uns64	Override marchid register		
mimpid	Uns64	Override mimpid register		
mhartid	Uns64	Override mhartid register (or first mhartid of an incrementing sequence if		
		this is an SMP variant)		
mtvec	Uns64	Override mtvec register		
Floating_Point				
mstatus_FS_zero	Boolean	Specify that mstatus.FS is hard-wired to zero		
Fast_Interrupt				
CLICLEVELS	Uns32	Specify number of interrupt levels implemented by CLIC, or 0 if CLIC absent		

Table 9.1: Parameters that can be set in: Hart

### 9.1 Extension Parameters

Name	Type	Description
PMA_grain	Uns32	Specify PMA region granularity, G $(0 => 4 \text{ bytes}, 1 => 8 \text{ bytes}, \text{ etc})$
milmb	Uns64	Override milmb register
mdlmb	Uns64	Override mdlmb register
mmsc_cfg	Uns64	Override mmsc_cfg register
micm_cfg	Uns64	Override micm_cfg register
mdcm_cfg	Uns64	Override mdcm_cfg register
uitb	Uns64	Override uitb register
milmbMask	Uns64	Override milmb register writable bit mask
mdlmbMask	Uns64	Override mdlmb register writable bit mask

Table 9.2: Parameters for andesExtensions

## 9.2 Parameters with enumerated types

#### 9.2.1 Parameter user\_version

Set to this value	Description
2.2	User Architecture Version 2.2
2.3	Deprecated and equivalent to 20190305
20190305	User Architecture Version 20190305-Base-Ratification

Table 9.3: Values for Parameter user\_version

### 9.2.2 Parameter priv\_version

Set to this value	Description				
1.10	rivileged Architecture Version 1.10				
1.11	Deprecated and equivalent to 20190405				
20190405	Privileged Architecture Version 20190405-Priv-MSU-Ratification				

master	Privileged Architecture Master Branch (1.12 draft)

Table 9.4: Values for Parameter priv\_version

### 9.2.3 Parameter debug\_version

Set to this value	Description					
0.13.2-DRAFT	RISC-V External Debug Support Version 0.13.2-DRAFT					
0.14.0-DRAFT	RISC-V External Debug Support Version 0.14.0-DRAFT					

Table 9.5: Values for Parameter debug\_version

### 9.2.4 Parameter debug\_mode

Set to this value	Description
none	Debug mode not implemented
vector	Debug mode implemented by execution at vector
interrupt	Debug mode implemented by interrupt
halt	Debug mode implemented by halt

Table 9.6: Values for Parameter debug\_mode

# **Execution Modes**

Mode	Code	Description
User	0	User mode
Supervisor	1	Supervisor mode
Machine	3	Machine mode

Table 10.1: Modes implemented in: Hart

# Exceptions

Exception	Code	Description
InstructionAddressMisaligned	0	Fetch from unaligned address
InstructionAccessFault	1	No access permission for fetch
IllegalInstruction	2	Undecoded, unimplemented or disabled instruc-
		tion
Breakpoint	3	EBREAK instruction executed
LoadAddressMisaligned	4	Load from unaligned address
LoadAccessFault	5	No access permission for load
StoreAMOAddressMisaligned	6	Store/atomic memory operation at unaligned address
StoreAMOAccessFault	7	No access permission for store/atomic memory operation
EnvironmentCallFromUMode	8	ECALL instruction executed in User mode
EnvironmentCallFromSMode	9	ECALL instruction executed in Supervisor
		mode
EnvironmentCallFromMMode	11	ECALL instruction executed in Machine mode
InstructionPageFault	12	Page fault at fetch address
LoadPageFault	13	Page fault at load address
StoreAMOPageFault	15	Page fault at store/atomic memory operation
		address
HSP_OVF	32	Stack overflow
HSP_UDF	33	Stack underflow
SSWInterrupt	65	Supervisor software interrupt
MSWInterrupt	67	Machine software interrupt
STimerInterrupt	69	Supervisor timer interrupt
MTimerInterrupt	71	Machine timer interrupt
SExternalInterrupt	73	Supervisor external interrupt
MExternalInterrupt	75	Machine external interrupt

Table 11.1: Exceptions implemented in: Hart

## Hierarchy of the model

A CPU core may be configured to instance many processors of a Symmetrical Multi Processor (SMP). A CPU core may also have sub elements within a processor, for example hardware threading blocks.

OVP processor models can be written to include SMP blocks and to have many levels of hierarchy. Some OVP CPU models may have a fixed hierarchy, and some may be configured by settings in a configuration register. Please see the register definitions of this model.

This model documentation shows the settings and hierarchy of the default settings for this model variant.

#### 12.1 Level 1: Hart

This level in the model hierarchy has 3 commands.

This level in the model hierarchy has 5 register groups:

Group name	Registers
Core	33
User_Control_and_Status	65
Supervisor_Control_and_Status	20
Machine_Control_and_Status	151
Integration_support	2

Table 12.1: Register groups

This level in the model hierarchy has no children.

## **Model Commands**

A Processor model can implement one or more **Model Commands** available to be invoked from the simulator command line, from the OP API or from the Imperas Multiprocessor Debugger.

#### 13.1 Level 1: Hart

### 13.1.1 dumpTLB

#### 13.1.1.1 Argument description

show TLB contents

### 13.1.2 isync

specify instruction address range for synchronous execution

Argument	Type	Description		
-addresshi	Uns64	end address of synchronous execution range		
-addresslo	Uns64	start address of synchronous execution range		

Table 13.1: isync command arguments

#### 13.1.3 itrace

enable or disable instruction tracing

Argument	Type	Description
-after	Uns64	apply after this many instructions
-enable	Boolean	enable instruction tracing
-instructioncount	Boolean	include the instruction number in each trace
-off	Boolean	disable instruction tracing
-on	Boolean	enable instruction tracing
-registerchange	Boolean	show registers changed by this instruction
-registers	Boolean	show registers after each trace

Table 13.2: itrace command arguments

# Registers

## 14.1 Level 1: Hart

#### 14.1.1 Core

Registers at level:1, type:Hart group:Core

Name	Bits	Initial-Hex	RW	Description
zero	32	0	r-	
ra	32	0	rw	
sp	32	0	rw	stack pointer
gp	32	0	rw	
tp	32	0	rw	
t0	32	0	rw	
t1	32	0	rw	
t2	32	0	rw	
s0	32	0	rw	
s1	32	0	rw	
a0	32	0	rw	
a1	32	0	rw	
a2	32	0	rw	
a3	32	0	rw	
a4	32	0	rw	
a5	32	0	rw	
a6	32	0	rw	
a7	32	0	rw	
s2	32	0	rw	
s3	32	0	rw	
s4	32	0	rw	
s5	32	0	rw	
s6	32	0	rw	
s7	32	0	rw	
s8	32	0	rw	
s9	32	0	rw	
s10	32	0	rw	
s11	32	0	rw	
t3	32	0	rw	
t4	32	0	rw	
t5	32	0	rw	
t6	32	0	rw	
pc	32	0	rw	program counter

Table 14.1: Registers at level 1, type:Hart group:Core

#### 14.1.2 User\_Control\_and\_Status

Registers at level:1, type:Hart group:User\_Control\_and\_Status

Name	Bits	Initial-Hex	RW	Description
uitb*	32	0	rw	Instruction Table Base Address
cycle*	32	0	rw	Cycle Counter
time*	32	0	r-	Timer
instret*	32	0	rw	Instructions Retired
hpmcounter3*	32	0	rw	Performance Monitor Counter
hpmcounter4*	32	0	rw	Performance Monitor Counter
hpmcounter5*	32	0	rw	Performance Monitor Counter
hpmcounter6*	32	0	rw	Performance Monitor Counter
hpmcounter7	32	0	r-	Performance Monitor Counter 7
hpmcounter8	32	0	r-	Performance Monitor Counter 8
hpmcounter9	32	0	r-	Performance Monitor Counter 9
hpmcounter10	32	0	r-	Performance Monitor Counter 10
hpmcounter11	32	0	r-	Performance Monitor Counter 11
hpmcounter12	32	0	r-	Performance Monitor Counter 12
hpmcounter13	32	0	r-	Performance Monitor Counter 13
hpmcounter14	32	0	r-	Performance Monitor Counter 14
hpmcounter15	32	0	r-	Performance Monitor Counter 15
hpmcounter16	32	0	r-	Performance Monitor Counter 16
hpmcounter17	32	0	r-	Performance Monitor Counter 17
hpmcounter18	32	0	r-	Performance Monitor Counter 18
hpmcounter19	32	0	r-	Performance Monitor Counter 19
hpmcounter20	32	0	r-	Performance Monitor Counter 20
hpmcounter21	32	0	r-	Performance Monitor Counter 21
hpmcounter22	32	0	r-	Performance Monitor Counter 22
hpmcounter23	32	0	r-	Performance Monitor Counter 23
hpmcounter24	32	0	r-	Performance Monitor Counter 24
hpmcounter25	32	0	r-	Performance Monitor Counter 25
hpmcounter26	32	0	r-	Performance Monitor Counter 26
hpmcounter27	32	0	r-	Performance Monitor Counter 27
hpmcounter28	32	0	r-	Performance Monitor Counter 28
hpmcounter29	32	0	r-	Performance Monitor Counter 29
hpmcounter30	32	0	r-	Performance Monitor Counter 30
hpmcounter31	32	0	r-	Performance Monitor Counter 31
cycleh*	32	0	rw	Cycle Counter High
timeh*	32	0	r-	Timer High
instreth*	32	0	rw	Instructions Retired High
hpmcounterh3*	32	0	rw	Performance Monitor High
hpmcounterh4*	32	0	rw	Performance Monitor High
hpmcounterh5*	32	0	rw	Performance Monitor High
hpmcounterh6*	32	0	rw	Performance Monitor High
hpmcounterh7	32	0	r-	Performance Monitor High 7
hpmcounterh8	32	0	r-	Performance Monitor High 8
hpmcounterh9	32	0	r-	Performance Monitor High 9
hpmcounterh10	32	0	r-	Performance Monitor High 10
hpmcounterh11	32	0	r-	Performance Monitor High 11
hpmcounterh12	32	0	r-	Performance Monitor High 12
hpmcounterh13	32	0	r-	Performance Monitor High 13
hpmcounterh14	32	0	r-	Performance Monitor High 14

hpmcounterh15	32	0	r-	Performance Monitor High 15
	-	-		9
hpmcounterh16	32	0	r-	Performance Monitor High 16
hpmcounterh17	32	0	r-	Performance Monitor High 17
hpmcounterh18	32	0	r-	Performance Monitor High 18
hpmcounterh19	32	0	r-	Performance Monitor High 19
hpmcounterh20	32	0	r-	Performance Monitor High 20
hpmcounterh21	32	0	r-	Performance Monitor High 21
hpmcounterh22	32	0	r-	Performance Monitor High 22
hpmcounterh23	32	0	r-	Performance Monitor High 23
hpmcounterh24	32	0	r-	Performance Monitor High 24
hpmcounterh25	32	0	r-	Performance Monitor High 25
hpmcounterh26	32	0	r-	Performance Monitor High 26
hpmcounterh27	32	0	r-	Performance Monitor High 27
hpmcounterh28	32	0	r-	Performance Monitor High 28
hpmcounterh29	32	0	r-	Performance Monitor High 29
hpmcounterh30	32	0	r-	Performance Monitor High 30
hpmcounterh31	32	0	r-	Performance Monitor High 31

Table 14.2: Registers at level 1, type:Hart group:User\_Control\_and\_Status

#### 14.1.3 Supervisor\_Control\_and\_Status

Registers at level:1, type:Hart group:Supervisor\_Control\_and\_Status

Name	Bits	Initial-Hex	RW	Description
sstatus	32	0	rw	Supervisor Status
sie	32	0	rw	Supervisor Interrupt Enable
stvec	32	0	rw	Supervisor Trap-Vector Base-Address
scounteren	32	0	rw	Supervisor Counter Enable
sscratch	32	0	rw	Supervisor Scratch
sepc	32	0	rw	Supervisor Exception Program Counter
scause	32	0	rw	Supervisor Cause
stval	32	0	rw	Supervisor Trap Value
sip	32	0	rw	Supervisor Interrupt Pending
satp	32	0	rw	Supervisor Address Translation and Protection
scontext	32	0	rw	Trigger Supervisor Context
scounterinten*	32	-	rw	Supervisor Counter Interrupt Enable
scountermask_m*	32	-	rw	Supervisor Counter Mask for Machine Mode
scountermask_s*	32	-	rw	Supervisor Counter Mask for Supervisor Mode
scountermask_u*	32	-	rw	Supervisor Counter Mask for User Mode
scounterovf*	32	-	rw	Supervisor Counter Overflow Status
shpmevent3*	32	-	rw	Supervisor Performance Monitor Event Select
shpmevent4*	32	-	rw	Supervisor Performance Monitor Event Select
shpmevent5*	32	-	rw	Supervisor Performance Monitor Event Select
shpmevent6*	32	-	rw	Supervisor Performance Monitor Event Select

Table 14.3: Registers at level 1, type:Hart group:Supervisor\_Control\_and\_Status

#### 14.1.4 Machine\_Control\_and\_Status

Registers at level:1, type:Hart group:Machine\_Control\_and\_Status

<sup>\*</sup> Registers marked with an asterisk are part of the processor extension library.

<sup>\*</sup> Registers marked with an asterisk are part of the processor extension library.

Name	Bits	Initial-Hex	RW	Description
mstatus	32	1800	rw	Machine Status
misa	32	40941105	rw	ISA and Extensions
medeleg	32	0	rw	Machine Exception Delegation
mideleg	32	0		Machine Interrupt Delegation
mie	32	0	rw	Machine Interrupt Enable
mtvec	32	0	rw	Machine Trap-Vector Base-Address
	32	-	rw	Machine Counter Enable
mcounteren	32	0	rw	Machine Performance Monitor Event Select
mhpmevent3*	32	0	rw	
mhpmevent4*	1	0	rw	Machine Performance Monitor Event Select
mhpmevent5*	32	0	rw	Machine Performance Monitor Event Select
mhpmevent6*	32	0	rw	Machine Performance Monitor Event Select
mhpmevent7	32	0	rw	Machine Performance Monitor Event Select 7
mhpmevent8	32	0	rw	Machine Performance Monitor Event Select 8
mhpmevent9	32	0	rw	Machine Performance Monitor Event Select 9
mhpmevent10	32	0	rw	Machine Performance Monitor Event Select 10
mhpmevent11	32	0	rw	Machine Performance Monitor Event Select 11
mhpmevent12	32	0	rw	Machine Performance Monitor Event Select 12
mhpmevent13	32	0	rw	Machine Performance Monitor Event Select 13
mhpmevent14	32	0	rw	Machine Performance Monitor Event Select 14
mhpmevent15	32	0	rw	Machine Performance Monitor Event Select 15
mhpmevent16	32	0	rw	Machine Performance Monitor Event Select 16
mhpmevent17	32	0	rw	Machine Performance Monitor Event Select 17
mhpmevent18	32	0	rw	Machine Performance Monitor Event Select 18
mhpmevent19	32	0	rw	Machine Performance Monitor Event Select 19
mhpmevent20	32	0	rw	Machine Performance Monitor Event Select 20
mhpmevent21	32	0	rw	Machine Performance Monitor Event Select 21
mhpmevent22	32	0	rw	Machine Performance Monitor Event Select 22
mhpmevent23	32	0	rw	Machine Performance Monitor Event Select 23
mhpmevent24	32	0	rw	Machine Performance Monitor Event Select 24
mhpmevent25	32	0	rw	Machine Performance Monitor Event Select 25
mhpmevent26	32	0	rw	Machine Performance Monitor Event Select 26
mhpmevent27	32	0	rw	Machine Performance Monitor Event Select 27
mhpmevent28	32	0	rw	Machine Performance Monitor Event Select 28
mhpmevent29	32	0	rw	Machine Performance Monitor Event Select 29
mhpmevent30	32	0	rw	Machine Performance Monitor Event Select 30
mhpmevent31	32	0	rw	Machine Performance Monitor Event Select 31
mscratch	32	0	rw	Machine Scratch
mepc	32	0	rw	Machine Exception Program Counter
mcause	32	0	rw	Machine Cause
mtval	32	0	rw	Machine Trap Value
mip	32	0	rw	Machine Interrupt Pending
pmpcfg0	32	0	rw	Physical Memory Protection Configuration 0
pmpcfg1	32	0	rw	Physical Memory Protection Configuration 1
pmpcfg2	32	0	rw	Physical Memory Protection Configuration 2
pmpcfg3	32	0	rw	Physical Memory Protection Configuration 3
pmpaddr0	32	0	rw	Physical Memory Protection Address 0
pmpaddr1	32	0	rw	Physical Memory Protection Address 1
pmpaddr2	32	0	rw	Physical Memory Protection Address 2
pmpaddr3	32	0	rw	Physical Memory Protection Address 3
pmpaddr4	32	0	rw	Physical Memory Protection Address 4
pmpaddr5	32	0	rw	Physical Memory Protection Address 5
pmpaddr6	32	0	rw	Physical Memory Protection Address 6
pmpaddr7	32	0	rw	Physical Memory Protection Address 7
pmpaddr8	32	0	rw	Physical Memory Protection Address 8
pmpaddr9	32	0	rw	Physical Memory Protection Address 9
r r			1,	J

pmpsddr10	11.10	L 00		ı	
pmpaddr12	pmpaddr10	32	0	rw	Physical Memory Protection Address 10
Description   Physical Memory Protection Address   13		1	_		
pmpaddr14	* *	1		rw	
Impaddr				rw	
Indiata   32		1		rw	
Idata		1		rw	
Idata2	tselect		0	rw	
Internation   1	tdata1	1	0	rw	
tinfo         32         3d         rw         Trigger Info           tcontrol         32         0         rw         Trigger Machine Context           monvec*         32         0         rw         NMI Vector Base Address           msstatus*         32         0         rw         NMI Vector Base Address           msstatus*         32         0         rw         Machine Extended Status           mpft_ctl*         32         0         rw         Machine SP Bound           mlsp_ctl*         32         ffffffff         rw         Machine SP Bound           msp_bound*         32         ffffffff         rw         Machine SP Bound           mcounterwer*         32         0         rw         Machine Counter Write Enable           mcountermask.m*         32         0         rw         Machine Counter Write Enable           mcountermask.s*         32         0         rw         Machine Counter Mask for Machine Mode           mcountermask.s*         32         0         rw         Machine Counter Mask for Supervisor Mode           mcounterov**         32         0         rw         Machine Counter Mask for User Mode           mcounterov**         32         0         rw<	tdata2	32	0	rw	
Trigger Control   Context   Contex	tdata3	32	0	rw	
monest   32   0	tinfo	32	3d	rw	Trigger Info
mrsetatus*         32         0         rw         MMI Vector Base Address           mxstatus*         32         0         rw         Machine Extended Status           mpfi.ctl*         32         0         rw         Performance Throttling Control           msp. bound*         32         ffffffff         rw         Machine BP Bound           msp. boase*         32         ffffffff         rw         Machine SP Base           mcounterwen*         32         0         rw         Machine Counter Write Enable           mcounterinten*         32         0         rw         Machine Counter Mark for Machine Mode           mcountermask.ri*         32         0         rw         Machine Counter Mask for Supervisor Mode           mcountermask.ri*         32         0         rw         Machine Counter Mask for Supervisor Mode           mcountermask.ri*         32         0         rw         Machine Counter Mask for Supervisor Mode           mcounterori**         32         0         rw         Machine Counter Mask for Super Mode           mcounterori**         32         0         rw         Machine Counter Mask for Super Mode           mcounterori**         32         0         rw         Machine Counter Mask for Super Mode <td>tcontrol</td> <td>32</td> <td>0</td> <td>rw</td> <td></td>	tcontrol	32	0	rw	
mxstatus*   32		32	0	rw	Trigger Machine Context
mpfi.ctl*         32         0         rw         Performance Throttling Control           msp.bound*         32         0         rw         Machine SP Bound           msp.base*         32         ffffffff         rw         Machine SP Base           mcounterwen*         32         0         rw         Machine Detailed Trap Cause           mcounterinten*         32         0         rw         Machine Counter Write Enable           mcounterinten*         32         0         rw         Machine Counter Interrupt Enable           mmisc.ctl*         32         0         rw         Machine Counter Mask for Machine Mode           mcountermask.m*         32         0         rw         Machine Counter Mask for Supervisor Mode           mcountermask.u*         32         0         rw         Machine Counter Mask for Supervisor Mode           mcountermask.u*         32         0         rw         Machine Counter Mask for Supervisor Mode           mcountermask.u*         32         0         rw         Machine Counter Mask for Supervisor Mode           mcountermask.u*         32         0         rw         Machine Counter Mask for Supervisor Mode           mcountermask.u*         32         0         rw         Machine Counter Ma	mnvec*	32	0	rw	NMI Vector Base Address
mbsp_cbl**         32         0         rw         Machine SP Bound           msp_base*         32         ffffffff         rw         Machine SP Bound           msp_base*         32         ffffffff         rw         Machine SP Bound           mcause*         32         0         rw         Machine Detailed Trap Cause           mcountermen*         32         0         rw         Machine Counter Write Enable           mcountermask.m*         32         0         rw         Machine Counter Mask for Machine Mode           mcountermask.n*         32         0         rw         Machine Counter Mask for Supervisor Mode           mcountermask.n*         32         0         rw         Machine Counter Overflow Status           mcountermask.n*         32         0         rw         Machine Cycle Counter           minstret*         32         0         rw         Machine Performance Monitor Counter           mlpmco	mxstatus*	32	0	rw	Machine Extended Status
msp_bound* 32 ffffffff rw Machine SP Bound msp_base* 32 ffffffff rw Machine SP Base mcounterwer* 32 0 rw Machine Counter Write Enable mcounterinten* 32 0 rw Machine Counter Uniter Enable mcountermask.m* 32 0 rw Machine Counter Interrupt Enable mcountermask.m* 32 0 rw Machine Counter Mask for Machine Mode mcountermask.m* 32 0 rw Machine Counter Mask for Supervisor Mode mcountermask.w* 32 0 rw Machine Counter Mask for Supervisor Mode mcountermask.w* 32 0 rw Machine Counter Mask for Supervisor Mode mcounterounters* 32 0 rw Machine Counter Mask for Supervisor Mode mcounterounters* 32 0 rw Machine Counter Mask for Supervisor Mode mcounterounters* 32 0 rw Machine Counter Mask for Supervisor Mode mcounterounters* 32 0 rw Machine Counter Mask for Supervisor Mode mcounterounters* 32 0 rw Machine Counter Overflow Status mcycle* 32 0 rw Machine Performance Monitor Counter mhpmcounters* 32 0 rw Machine Performance Monitor Counter I mhpmcounters* 32 0 rw Machine Performance Monitor Counter I mhpmcounters* 32 0 rw Machine Performance Monitor Counter I mhpmcounters* 32 0 rw Machine Performance Monitor Counter I mhpmcounters* 32 0 rw Machine Performance Monitor Counter I mhpmcounters* 32 0 rw Machine Performance Monitor Counter I mhpmcounters* 32 0 rw Machine Performance Monitor Counter I mhpmcounters* 32 0 rw Machine Performance Monitor Counter I mhpmcounters* 32 0 rw Machine Performance Monitor Counter I mhpmcounters* 32 0 rw Machine Performance Monitor Counter I mhpmcounters* 32 0 rw Machine Performance Monitor Counter I mhpmcounters* 32 0 rw Machine Performance Monitor Counter I mhpmcounter* 4 rw Machine Performance Monitor	mpft_ctl*	32	0	rw	Performance Throttling Control
msp.base* 32   ffffffff   rw   Machine SP Base   mdcause* 32   0   rw   Machine Detailed Trap Cause   mcounterwer* 32   0   rw   Machine Counter Write Enable   mcounterwinten* 32   0   rw   Machine Counter Interrupt Enable   mmisc.ctl* 32   0   rw   Machine Miscellaneous Control   mcountermask.m* 32   0   rw   Machine Miscellaneous Control   mcountermask.m* 32   0   rw   Machine Counter Mask for Machine Mode   mcountermask.w* 32   0   rw   Machine Counter Mask for Machine Mode   mcountermask.w* 32   0   rw   Machine Counter Mask for Supervisor Mode   mcountermask.w* 32   0   rw   Machine Counter Mask for User Mode   mcounteror* 32   0   rw   Machine Counter Overflow Status   mcycle* 32   0   rw   Machine Counter Overflow Status   mcycle* 32   0   rw   Machine Instructions Retired   mhpmcounter3* 32   0   rw   Machine Performance Monitor Counter   mhpmcounter3* 32   0   rw   Machine Performance Monitor Counter   mhpmcounter5* 32   0   rw   Machine Performance Monitor Counter   mhpmcounter6* 32   0   rw   Machine Performance Monitor Counter   mhpmcounter7   32   0   rw   Machine Performance Monitor Counter   mhpmcounter8   32   0   rw   Machine Performance Monitor Counter   mhpmcounter9   32   0   rw   Machine Performance Monitor Counter   mhpmcounter9   32   0   rw   Machine Performance Monitor Counter   mhpmcounter10   32   0   rw   Machine Performance Monitor Counter 1   mhpmcounter11   32   0   rw   Machine Performance Monitor Counter 1   mhpmcounter12   32   0   rw   Machine Performance Monitor Counter 1   mhpmcounter14   32   0   rw   Machine Performance Monitor Counter 1   mhpmcounter15   32   0   rw   Machine Performance Monitor Counter 1   mhpmcounter15   32   0   rw   Machine Performance Monitor Counter 1   mhpmcounter15   32   0   rw   Machine Performance Monitor Counter 1   mhpmcounter16   32   0   rw   Machine Performance Monitor Counter 1   mhpmcounter17   32   0   rw   Machine Performance Monitor Counter 1   mhpmcounter20   32   0   rw   Machine Performance Monitor Counter 2   mhpmcounter21   32	mhsp_ctl*	32	0	rw	Machine Hardware Stack Protection Control
mdcause*         32         0         rw         Machine Detailed Trap Cause           mcountermen*         32         0         rw         Machine Counter Write Enable           mmountermask.m*         32         0         rw         Machine Counter Mask for Machine Mode           mcountermask.m*         32         0         rw         Machine Counter Mask for Supervisor Mode           mcountermask.u*         32         0         rw         Machine Counter Mask for User Mode           mcounterovf**         32         0         rw         Machine Counter Overflow Status           mcounterovf**         32         0         rw         Machine Counter Overflow Status           mcounterovf**         32         0         rw         Machine Performance Monitor Counter           minstret*         32         0         rw         Machine Performance Monitor Counter           mhpmcounter3*         32         0         rw         Machine Performance Monitor Counter           mhpmcounter6*         32         0         rw         Machine Performance Monitor Counter           mhpmcounter7         32         0         rw         Machine Performance Monitor Counter 7           mhpmcounter9         32         0         rw         Machine Pe	msp_bound*	32	fffffff	rw	Machine SP Bound
mdcause*         32         0         rw         Machine Detailed Trap Cause           mcountermen*         32         0         rw         Machine Counter Write Enable           mmountermask.m*         32         0         rw         Machine Counter Mask for Machine Mode           mcountermask.m*         32         0         rw         Machine Counter Mask for Supervisor Mode           mcountermask.u*         32         0         rw         Machine Counter Mask for User Mode           mcounterovf**         32         0         rw         Machine Counter Overflow Status           mcounterovf**         32         0         rw         Machine Counter Overflow Status           mcounterovf**         32         0         rw         Machine Performance Monitor Counter           minstret*         32         0         rw         Machine Performance Monitor Counter           mhpmcounter3*         32         0         rw         Machine Performance Monitor Counter           mhpmcounter6*         32         0         rw         Machine Performance Monitor Counter           mhpmcounter7         32         0         rw         Machine Performance Monitor Counter 7           mhpmcounter9         32         0         rw         Machine Pe	msp_base*	32	fffffff	rw	Machine SP Base
mcounterwen*         32         0         rw         Machine Counter Write Enable           mcounterinten*         32         0         rw         Machine Counter Interrupt Enable           mmiss.ct!*         32         0         rw         Machine Counter Mask for Machine Mode           mcountermask.n**         32         0         rw         Machine Counter Mask for Supervisor Mode           mcounterousles         32         0         rw         Machine Counter Mask for Supervisor Mode           mcounterousles         32         0         rw         Machine Counter Mask for Supervisor Mode           mcounterousles         32         0         rw         Machine Counter Mask for Supervisor Mode           mcounterousles         32         0         rw         Machine Counter Mask for Supervisor Mode           mcounterousles         32         0         rw         Machine Counter Overflow Status           mcycle*         32         0         rw         Machine Performance Monitor Counter           mhpmcounter3*         32         0         rw         Machine Performance Monitor Counter           mhpmcounter4*         32         0         rw         Machine Performance Monitor Counter 7           mhpmcounter5*         32         0		32	0	rw	Machine Detailed Trap Cause
mounterinten* 32 0 rw Machine Counter Interrupt Enable mmisc.ctl* 32 0 rw Machine Miscellaneous Control mcountermask.m* 32 0 rw Machine Counter Mask for Machine Mode mcountermask.s* 32 0 rw Machine Counter Mask for Supervisor Mode mcounterorf* 32 0 rw Machine Counter Mask for Supervisor Mode mcounterorf* 32 0 rw Machine Counter Mask for User Mode mcounterorf* 32 0 rw Machine Counter Overflow Status mcycle* 32 0 rw Machine Cycle Counter minstret* 32 0 rw Machine Performance Monitor Counter mhpmcounter3* 32 0 rw Machine Performance Monitor Counter mhpmcounter4* 32 0 rw Machine Performance Monitor Counter mhpmcounter6* 32 0 rw Machine Performance Monitor Counter mhpmcounter7 32 0 rw Machine Performance Monitor Counter mhpmcounter8 32 0 rw Machine Performance Monitor Counter mhpmcounter9 32 0 rw Machine Performance Monitor Counter 7 mhpmcounter9 32 0 rw Machine Performance Monitor Counter 7 mhpmcounter9 32 0 rw Machine Performance Monitor Counter 8 mhpmcounter9 32 0 rw Machine Performance Monitor Counter 9 mhpmcounter10 32 0 rw Machine Performance Monitor Counter 10 mhpmcounter11 32 0 rw Machine Performance Monitor Counter 11 mhpmcounter13 32 0 rw Machine Performance Monitor Counter 11 mhpmcounter13 32 0 rw Machine Performance Monitor Counter 11 mhpmcounter14 32 0 rw Machine Performance Monitor Counter 11 mhpmcounter15 32 0 rw Machine Performance Monitor Counter 11 mhpmcounter16 32 0 rw Machine Performance Monitor Counter 11 mhpmcounter17 32 0 rw Machine Performance Monitor Counter 11 mhpmcounter18 32 0 rw Machine Performance Monitor Counter 11 mhpmcounter19 32 0 rw Machine Performance Monitor Counter 11 mhpmcounter19 32 0 rw Machine Performance Monitor Counter 12 mhpmcounter19 32 0 rw Machine Performance Monitor Counter 12 mhpmcounter19 32 0 rw Machine Performance Monitor Counter 12 mhpmcounter20 32 0 rw Machine Performance Monitor Counter 21 mhpmcounter21 32 0 rw Machine Performance Monitor Counter 21 mhpmcounter22 32 0 rw Machine Performance Monitor Counter 23 mhpmcounter23 32 0 rw Machine Performance Monitor Co			0	rw	
mmisc.ctl* 32 0 rw Machine Miscellaneous Control mcountermask.sm* 32 0 rw Machine Counter Mask for Machine Mode mcountermask.ss* 32 0 rw Machine Counter Mask for Supervisor Mode mcounterorss* 32 0 rw Machine Counter Mask for User Mode mcounterors* 32 0 rw Machine Counter Mask for User Mode mcounterors* 32 0 rw Machine Counter Mask for User Mode mcounterors* 32 0 rw Machine Cycle Counter minstret* 32 0 rw Machine Instructions Retired mhpmcounter3* 32 0 rw Machine Performance Monitor Counter mhpmcounter5* 32 0 rw Machine Performance Monitor Counter mhpmcounter6* 32 0 rw Machine Performance Monitor Counter mhpmcounter6* 32 0 rw Machine Performance Monitor Counter mhpmcounter7 32 0 rw Machine Performance Monitor Counter mhpmcounter8 32 0 rw Machine Performance Monitor Counter mhpmcounter9 32 0 rw Machine Performance Monitor Counter 7 mhpmcounter9 32 0 rw Machine Performance Monitor Counter 8 mhpmcounter9 32 0 rw Machine Performance Monitor Counter 9 mhpmcounter10 32 0 rw Machine Performance Monitor Counter 10 mhpmcounter11 32 0 rw Machine Performance Monitor Counter 11 mhpmcounter12 32 0 rw Machine Performance Monitor Counter 12 mhpmcounter13 32 0 rw Machine Performance Monitor Counter 11 mhpmcounter14 32 0 rw Machine Performance Monitor Counter 12 mhpmcounter15 32 0 rw Machine Performance Monitor Counter 14 mhpmcounter16 32 0 rw Machine Performance Monitor Counter 14 mhpmcounter17 32 0 rw Machine Performance Monitor Counter 18 mhpmcounter18 32 0 rw Machine Performance Monitor Counter 18 mhpmcounter19 32 0 rw Machine Performance Monitor Counter 18 mhpmcounter19 32 0 rw Machine Performance Monitor Counter 18 mhpmcounter20 32 0 rw Machine Performance Monitor Counter 20 mhpmcounter21 32 0 rw Machine Performance Monitor Counter 21 mhpmcounter22 32 0 rw Machine Performance Monitor Counter 22 mhpmcounter23 32 0 rw Machine Performance Monitor Counter 23 mhpmcounter24 32 0 rw Machine Performance Monitor Counter 23 mhpmcounter25 32 0 rw Machine Performance Monitor Counter 25 mhpmcounter26 32 0 rw Machine Performance Monitor		32	0	rw	
mcountermask.m* 32 0 rw Machine Counter Mask for Machine Mode mcountermask.u* 32 0 rw Machine Counter Mask for Supervisor Mode mcountermask.u* 32 0 rw Machine Counter Mask for Supervisor Mode mcounterovf* 32 0 rw Machine Counter Overflow Status mcycle* 32 0 rw Machine Cycle Counter mistret* 32 0 rw Machine Enformance Monitor Counter mhpmcounter3* 32 0 rw Machine Performance Monitor Counter mhpmcounter4* 32 0 rw Machine Performance Monitor Counter mhpmcounter5* 32 0 rw Machine Performance Monitor Counter mhpmcounter6* 32 0 rw Machine Performance Monitor Counter mhpmcounter7 32 0 rw Machine Performance Monitor Counter mhpmcounter8 32 0 rw Machine Performance Monitor Counter mhpmcounter9 32 0 rw Machine Performance Monitor Counter 8 mhpmcounter9 32 0 rw Machine Performance Monitor Counter 9 mhpmcounter10 32 0 rw Machine Performance Monitor Counter 10 mhpmcounter11 32 0 rw Machine Performance Monitor Counter 11 mhpmcounter12 32 0 rw Machine Performance Monitor Counter 12 mhpmcounter13 32 0 rw Machine Performance Monitor Counter 11 mhpmcounter14 32 0 rw Machine Performance Monitor Counter 13 mhpmcounter15 32 0 rw Machine Performance Monitor Counter 11 mhpmcounter16 32 0 rw Machine Performance Monitor Counter 13 mhpmcounter17 32 0 rw Machine Performance Monitor Counter 15 mhpmcounter18 32 0 rw Machine Performance Monitor Counter 16 mhpmcounter19 32 0 rw Machine Performance Monitor Counter 16 mhpmcounter19 32 0 rw Machine Performance Monitor Counter 17 mhpmcounter19 32 0 rw Machine Performance Monitor Counter 18 mhpmcounter19 32 0 rw Machine Performance Monitor Counter 19 mhpmcounter20 32 0 rw Machine Performance Monitor Counter 20 mhpmcounter21 32 0 rw Machine Performance Monitor Counter 21 mhpmcounter22 32 0 rw Machine Performance Monitor Counter 22 mhpmcounter23 32 0 rw Machine Performance Monitor Counter 23 mhpmcounter24 32 0 rw Machine Performance Monitor Counter 24 mhpmcounter25 32 0 rw Machine Performance Monitor Counter 25 mhpmcounter26 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter27 32 0 rw Machi					-
mcountermask.s* 32 0 rw Machine Counter Mask for Supervisor Mode mcounteronfs* 32 0 rw Machine Counter Mask for User Mode mcounterof* 32 0 rw Machine Counter Overflow Status mcycle* 32 0 rw Machine Cycle Counter minstret* 32 0 rw Machine Instructions Retired mhpmcounter3* 32 0 rw Machine Performance Monitor Counter mhpmcounter4* 32 0 rw Machine Performance Monitor Counter mhpmcounter5* 32 0 rw Machine Performance Monitor Counter mhpmcounter6* 32 0 rw Machine Performance Monitor Counter mhpmcounter7 32 0 rw Machine Performance Monitor Counter mhpmcounter8 32 0 rw Machine Performance Monitor Counter 7 mhpmcounter9 32 0 rw Machine Performance Monitor Counter 8 mhpmcounter9 32 0 rw Machine Performance Monitor Counter 9 mhpmcounter10 32 0 rw Machine Performance Monitor Counter 10 mhpmcounter11 32 0 rw Machine Performance Monitor Counter 11 mhpmcounter12 32 0 rw Machine Performance Monitor Counter 12 mhpmcounter13 32 0 rw Machine Performance Monitor Counter 12 mhpmcounter14 32 0 rw Machine Performance Monitor Counter 13 mhpmcounter15 32 0 rw Machine Performance Monitor Counter 14 mhpmcounter16 32 0 rw Machine Performance Monitor Counter 15 mhpmcounter17 32 0 rw Machine Performance Monitor Counter 16 mhpmcounter18 32 0 rw Machine Performance Monitor Counter 17 mhpmcounter19 32 0 rw Machine Performance Monitor Counter 18 mhpmcounter19 32 0 rw Machine Performance Monitor Counter 19 mhpmcounter19 32 0 rw Machine Performance Monitor Counter 17 mhpmcounter19 32 0 rw Machine Performance Monitor Counter 19 mhpmcounter20 32 0 rw Machine Performance Monitor Counter 20 mhpmcounter21 32 0 rw Machine Performance Monitor Counter 21 mhpmcounter20 32 0 rw Machine Performance Monitor Counter 21 mhpmcounter21 32 0 rw Machine Performance Monitor Counter 23 mhpmcounter23 32 0 rw Machine Performance Monitor Counter 24 mhpmcounter24 32 0 rw Machine Performance Monitor Counter 25 mhpmcounter25 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Machine Performanc		1	0		
mcountermask.u* 32 0 rw Machine Counter Mask for User Mode mcounterorf* 32 0 rw Machine Counter Overflow Status mcycle* 32 0 rw Machine Cycle Counter minstret* 32 0 rw Machine Instructions Retired mhpmcounter3* 32 0 rw Machine Performance Monitor Counter mhpmcounter4* 32 0 rw Machine Performance Monitor Counter mhpmcounter5* 32 0 rw Machine Performance Monitor Counter mhpmcounter6* 32 0 rw Machine Performance Monitor Counter mhpmcounter6* 32 0 rw Machine Performance Monitor Counter mhpmcounter7 32 0 rw Machine Performance Monitor Counter 7 mhpmcounter8 32 0 rw Machine Performance Monitor Counter 8 mhpmcounter9 32 0 rw Machine Performance Monitor Counter 9 mhpmcounter9 32 0 rw Machine Performance Monitor Counter 10 mhpmcounter10 32 0 rw Machine Performance Monitor Counter 11 mhpmcounter11 32 0 rw Machine Performance Monitor Counter 12 mhpmcounter12 32 0 rw Machine Performance Monitor Counter 12 mhpmcounter13 32 0 rw Machine Performance Monitor Counter 13 mhpmcounter14 32 0 rw Machine Performance Monitor Counter 11 mhpmcounter15 32 0 rw Machine Performance Monitor Counter 15 mhpmcounter16 32 0 rw Machine Performance Monitor Counter 16 mhpmcounter17 32 0 rw Machine Performance Monitor Counter 16 mhpmcounter18 32 0 rw Machine Performance Monitor Counter 17 mhpmcounter19 32 0 rw Machine Performance Monitor Counter 18 mhpmcounter19 32 0 rw Machine Performance Monitor Counter 19 mhpmcounter19 32 0 rw Machine Performance Monitor Counter 19 mhpmcounter20 32 0 rw Machine Performance Monitor Counter 20 mhpmcounter21 32 0 rw Machine Performance Monitor Counter 21 mhpmcounter20 32 0 rw Machine Performance Monitor Counter 22 mhpmcounter21 32 0 rw Machine Performance Monitor Counter 23 mhpmcounter22 32 0 rw Machine Performance Monitor Counter 24 mhpmcounter24 32 0 rw Machine Performance Monitor Counter 25 mhpmcounter25 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter27 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Machine Performance		1	-		
mcounterovf* 32 0 rw Machine Counter Overflow Status mcycle* 32 0 rw Machine Cycle Counter minstret* 32 0 rw Machine Instructions Retired mlpmcounter3* 32 0 rw Machine Performance Monitor Counter mlpmcounter5* 32 0 rw Machine Performance Monitor Counter mlpmcounter6* 32 0 rw Machine Performance Monitor Counter mlpmcounter6* 32 0 rw Machine Performance Monitor Counter mlpmcounter7 32 0 rw Machine Performance Monitor Counter mlpmcounter8 32 0 rw Machine Performance Monitor Counter 7 mlpmcounter9 32 0 rw Machine Performance Monitor Counter 8 mlpmcounter9 32 0 rw Machine Performance Monitor Counter 9 mlpmcounter10 32 0 rw Machine Performance Monitor Counter 10 mlpmcounter11 32 0 rw Machine Performance Monitor Counter 11 mlpmcounter12 32 0 rw Machine Performance Monitor Counter 12 mlpmcounter13 32 0 rw Machine Performance Monitor Counter 13 mlpmcounter14 32 0 rw Machine Performance Monitor Counter 14 mlpmcounter15 32 0 rw Machine Performance Monitor Counter 15 mlpmcounter16 32 0 rw Machine Performance Monitor Counter 16 mlpmcounter17 32 0 rw Machine Performance Monitor Counter 17 mlpmcounter18 32 0 rw Machine Performance Monitor Counter 17 mlpmcounter19 32 0 rw Machine Performance Monitor Counter 17 mlpmcounter19 32 0 rw Machine Performance Monitor Counter 18 mlpmcounter19 32 0 rw Machine Performance Monitor Counter 19 mlpmcounter20 32 0 rw Machine Performance Monitor Counter 19 mlpmcounter21 32 0 rw Machine Performance Monitor Counter 20 mlpmcounter21 32 0 rw Machine Performance Monitor Counter 21 mlpmcounter22 32 0 rw Machine Performance Monitor Counter 23 mlpmcounter23 32 0 rw Machine Performance Monitor Counter 23 mlpmcounter24 32 0 rw Machine Performance Monitor Counter 23 mlpmcounter25 32 0 rw Machine Performance Monitor Counter 23 mlpmcounter26 32 0 rw Machine Performance Monitor Counter 25 mlpmcounter27 32 0 rw Machine Performance Monitor Counter 26 mlpmcounter28 32 0 rw Machine Performance Monitor Counter 27 mlpmcounter28 32 0 rw Machine Performance Monitor Counter 27 mlpmcounter28 32 0 rw Machine Performan					_
mistret* 32 0 rw Machine Cycle Counter minstret* 32 0 rw Machine Instructions Retired mhpmcounter3* 32 0 rw Machine Performance Monitor Counter mhpmcounter4* 32 0 rw Machine Performance Monitor Counter mhpmcounter5* 32 0 rw Machine Performance Monitor Counter mhpmcounter6* 32 0 rw Machine Performance Monitor Counter mhpmcounter7 32 0 rw Machine Performance Monitor Counter 7 mhpmcounter8 32 0 rw Machine Performance Monitor Counter 8 mhpmcounter9 32 0 rw Machine Performance Monitor Counter 8 mhpmcounter10 32 0 rw Machine Performance Monitor Counter 10 mhpmcounter11 32 0 rw Machine Performance Monitor Counter 11 mhpmcounter12 32 0 rw Machine Performance Monitor Counter 12 mhpmcounter13 32 0 rw Machine Performance Monitor Counter 12 mhpmcounter14 32 0 rw Machine Performance Monitor Counter 12 mhpmcounter15 32 0 rw Machine Performance Monitor Counter 13 mhpmcounter16 32 0 rw Machine Performance Monitor Counter 14 mhpmcounter17 32 0 rw Machine Performance Monitor Counter 15 mhpmcounter18 32 0 rw Machine Performance Monitor Counter 16 mhpmcounter19 32 0 rw Machine Performance Monitor Counter 17 mhpmcounter19 32 0 rw Machine Performance Monitor Counter 18 mhpmcounter19 32 0 rw Machine Performance Monitor Counter 19 mhpmcounter19 32 0 rw Machine Performance Monitor Counter 19 mhpmcounter19 32 0 rw Machine Performance Monitor Counter 19 mhpmcounter20 32 0 rw Machine Performance Monitor Counter 19 mhpmcounter21 32 0 rw Machine Performance Monitor Counter 20 mhpmcounter22 32 0 rw Machine Performance Monitor Counter 21 mhpmcounter23 32 0 rw Machine Performance Monitor Counter 22 mhpmcounter24 32 0 rw Machine Performance Monitor Counter 23 mhpmcounter25 32 0 rw Machine Performance Monitor Counter 24 mhpmcounter26 32 0 rw Machine Performance Monitor Counter 25 mhpmcounter27 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter26 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Mach		1			
minstret* 32 0 rw Machine Instructions Retired mhpmcounter3* 32 0 rw Machine Performance Monitor Counter mhpmcounter5* 32 0 rw Machine Performance Monitor Counter mhpmcounter6* 32 0 rw Machine Performance Monitor Counter mhpmcounter7 32 0 rw Machine Performance Monitor Counter mhpmcounter8 32 0 rw Machine Performance Monitor Counter 7 mhpmcounter8 32 0 rw Machine Performance Monitor Counter 8 mhpmcounter9 32 0 rw Machine Performance Monitor Counter 9 mhpmcounter10 32 0 rw Machine Performance Monitor Counter 10 mhpmcounter11 32 0 rw Machine Performance Monitor Counter 11 mhpmcounter12 32 0 rw Machine Performance Monitor Counter 12 mhpmcounter13 32 0 rw Machine Performance Monitor Counter 13 mhpmcounter14 32 0 rw Machine Performance Monitor Counter 14 mhpmcounter15 32 0 rw Machine Performance Monitor Counter 14 mhpmcounter16 32 0 rw Machine Performance Monitor Counter 14 mhpmcounter17 32 0 rw Machine Performance Monitor Counter 15 mhpmcounter18 32 0 rw Machine Performance Monitor Counter 16 mhpmcounter19 32 0 rw Machine Performance Monitor Counter 17 mhpmcounter19 32 0 rw Machine Performance Monitor Counter 18 mhpmcounter19 32 0 rw Machine Performance Monitor Counter 19 mhpmcounter20 32 0 rw Machine Performance Monitor Counter 19 mhpmcounter21 32 0 rw Machine Performance Monitor Counter 19 mhpmcounter22 32 0 rw Machine Performance Monitor Counter 20 mhpmcounter23 32 0 rw Machine Performance Monitor Counter 21 mhpmcounter24 32 0 rw Machine Performance Monitor Counter 22 mhpmcounter25 32 0 rw Machine Performance Monitor Counter 23 mhpmcounter26 32 0 rw Machine Performance Monitor Counter 24 mhpmcounter27 32 0 rw Machine Performance Monitor Counter 25 mhpmcounter26 32 0 rw Machine Performance Monitor Counter 26 mhpmcounter27 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter26 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 27					
mhpmcounter3* 32 0 rw Machine Performance Monitor Counter mhpmcounter5* 32 0 rw Machine Performance Monitor Counter mhpmcounter6* 32 0 rw Machine Performance Monitor Counter mhpmcounter7 32 0 rw Machine Performance Monitor Counter mhpmcounter8 32 0 rw Machine Performance Monitor Counter mhpmcounter8 32 0 rw Machine Performance Monitor Counter 7 mhpmcounter9 32 0 rw Machine Performance Monitor Counter 8 mhpmcounter10 32 0 rw Machine Performance Monitor Counter 10 mhpmcounter11 32 0 rw Machine Performance Monitor Counter 10 mhpmcounter12 32 0 rw Machine Performance Monitor Counter 11 mhpmcounter13 32 0 rw Machine Performance Monitor Counter 12 mhpmcounter14 32 0 rw Machine Performance Monitor Counter 12 mhpmcounter15 32 0 rw Machine Performance Monitor Counter 14 mhpmcounter16 32 0 rw Machine Performance Monitor Counter 15 mhpmcounter17 32 0 rw Machine Performance Monitor Counter 16 mhpmcounter18 32 0 rw Machine Performance Monitor Counter 17 mhpmcounter19 32 0 rw Machine Performance Monitor Counter 17 mhpmcounter19 32 0 rw Machine Performance Monitor Counter 17 mhpmcounter19 32 0 rw Machine Performance Monitor Counter 18 mhpmcounter19 32 0 rw Machine Performance Monitor Counter 19 mhpmcounter20 32 0 rw Machine Performance Monitor Counter 20 mhpmcounter21 32 0 rw Machine Performance Monitor Counter 22 mhpmcounter22 32 0 rw Machine Performance Monitor Counter 22 mhpmcounter23 32 0 rw Machine Performance Monitor Counter 23 mhpmcounter24 32 0 rw Machine Performance Monitor Counter 24 mhpmcounter25 32 0 rw Machine Performance Monitor Counter 24 mhpmcounter26 32 0 rw Machine Performance Monitor Counter 25 mhpmcounter27 32 0 rw Machine Performance Monitor Counter 26 mhpmcounter26 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter27 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 26 mhpmcounter27 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 27			-		
mhpmcounter4*320rwMachine Performance Monitor Countermhpmcounter6*320rwMachine Performance Monitor Countermhpmcounter7320rwMachine Performance Monitor Countermhpmcounter8320rwMachine Performance Monitor Counter 7mhpmcounter9320rwMachine Performance Monitor Counter 9mhpmcounter10320rwMachine Performance Monitor Counter 10mhpmcounter11320rwMachine Performance Monitor Counter 11mhpmcounter12320rwMachine Performance Monitor Counter 12mhpmcounter13320rwMachine Performance Monitor Counter 13mhpmcounter14320rwMachine Performance Monitor Counter 14mhpmcounter15320rwMachine Performance Monitor Counter 15mhpmcounter16320rwMachine Performance Monitor Counter 16mhpmcounter17320rwMachine Performance Monitor Counter 17mhpmcounter19320rwMachine Performance Monitor Counter 18mhpmcounter20320rwMachine Performance Monitor Counter 20mhpmcounter21320rwMachine Performance Monitor Counter 21mhpmcounter23320rwMachine Performance Monitor Counter 23mhpmcounter24320rwMachine Performance Monitor Counter 25mhpmcounter26320rwMachine Pe		1	-		
mhpmcounter5* 32 0 rw Machine Performance Monitor Counter mhpmcounter6* 32 0 rw Machine Performance Monitor Counter mhpmcounter7 32 0 rw Machine Performance Monitor Counter 7 mhpmcounter8 32 0 rw Machine Performance Monitor Counter 8 mhpmcounter9 32 0 rw Machine Performance Monitor Counter 9 mhpmcounter10 32 0 rw Machine Performance Monitor Counter 10 mhpmcounter11 32 0 rw Machine Performance Monitor Counter 11 mhpmcounter12 32 0 rw Machine Performance Monitor Counter 12 mhpmcounter13 32 0 rw Machine Performance Monitor Counter 13 mhpmcounter14 32 0 rw Machine Performance Monitor Counter 14 mhpmcounter15 32 0 rw Machine Performance Monitor Counter 15 mhpmcounter16 32 0 rw Machine Performance Monitor Counter 16 mhpmcounter17 32 0 rw Machine Performance Monitor Counter 17 mhpmcounter18 32 0 rw Machine Performance Monitor Counter 18 mhpmcounter19 32 0 rw Machine Performance Monitor Counter 18 mhpmcounter19 32 0 rw Machine Performance Monitor Counter 18 mhpmcounter20 32 0 rw Machine Performance Monitor Counter 19 mhpmcounter21 32 0 rw Machine Performance Monitor Counter 20 mhpmcounter21 32 0 rw Machine Performance Monitor Counter 21 mhpmcounter22 32 0 rw Machine Performance Monitor Counter 22 mhpmcounter23 32 0 rw Machine Performance Monitor Counter 23 mhpmcounter24 32 0 rw Machine Performance Monitor Counter 24 mhpmcounter25 32 0 rw Machine Performance Monitor Counter 24 mhpmcounter26 32 0 rw Machine Performance Monitor Counter 25 mhpmcounter27 32 0 rw Machine Performance Monitor Counter 26 mhpmcounter27 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 27		1			
mhpmcounter6* 32 0 rw Machine Performance Monitor Counter mhpmcounter7 32 0 rw Machine Performance Monitor Counter 7 mhpmcounter8 32 0 rw Machine Performance Monitor Counter 8 mhpmcounter9 32 0 rw Machine Performance Monitor Counter 9 mhpmcounter10 32 0 rw Machine Performance Monitor Counter 10 mhpmcounter11 32 0 rw Machine Performance Monitor Counter 11 mhpmcounter12 32 0 rw Machine Performance Monitor Counter 12 mhpmcounter13 32 0 rw Machine Performance Monitor Counter 13 mhpmcounter14 32 0 rw Machine Performance Monitor Counter 14 mhpmcounter15 32 0 rw Machine Performance Monitor Counter 15 mhpmcounter16 32 0 rw Machine Performance Monitor Counter 16 mhpmcounter17 32 0 rw Machine Performance Monitor Counter 17 mhpmcounter19 32 0 rw Machine Performance Monitor Counter 18 mhpmcounter19 32 0 rw Machine Performance Monitor Counter 18 mhpmcounter20 32 0 rw Machine Performance Monitor Counter 19 mhpmcounter21 32 0 rw Machine Performance Monitor Counter 20 mhpmcounter22 32 0 rw Machine Performance Monitor Counter 21 mhpmcounter23 32 0 rw Machine Performance Monitor Counter 22 mhpmcounter24 32 0 rw Machine Performance Monitor Counter 23 mhpmcounter25 32 0 rw Machine Performance Monitor Counter 24 mhpmcounter26 32 0 rw Machine Performance Monitor Counter 25 mhpmcounter27 32 0 rw Machine Performance Monitor Counter 26 mhpmcounter27 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 26 mhpmcounter27 32 0 rw Machine Performance Monitor Counter 26 mhpmcounter27 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 27		1			
mhpmcounter7 32 0 rw Machine Performance Monitor Counter 7 mhpmcounter8 32 0 rw Machine Performance Monitor Counter 8 mhpmcounter9 32 0 rw Machine Performance Monitor Counter 9 mhpmcounter10 32 0 rw Machine Performance Monitor Counter 10 mhpmcounter11 32 0 rw Machine Performance Monitor Counter 11 mhpmcounter12 32 0 rw Machine Performance Monitor Counter 12 mhpmcounter13 32 0 rw Machine Performance Monitor Counter 13 mhpmcounter14 32 0 rw Machine Performance Monitor Counter 14 mhpmcounter15 32 0 rw Machine Performance Monitor Counter 14 mhpmcounter16 32 0 rw Machine Performance Monitor Counter 15 mhpmcounter17 32 0 rw Machine Performance Monitor Counter 16 mhpmcounter18 32 0 rw Machine Performance Monitor Counter 17 mhpmcounter19 32 0 rw Machine Performance Monitor Counter 18 mhpmcounter19 32 0 rw Machine Performance Monitor Counter 19 mhpmcounter20 32 0 rw Machine Performance Monitor Counter 20 mhpmcounter21 32 0 rw Machine Performance Monitor Counter 21 mhpmcounter22 32 0 rw Machine Performance Monitor Counter 22 mhpmcounter23 32 0 rw Machine Performance Monitor Counter 23 mhpmcounter24 32 0 rw Machine Performance Monitor Counter 24 mhpmcounter25 32 0 rw Machine Performance Monitor Counter 25 mhpmcounter26 32 0 rw Machine Performance Monitor Counter 26 mhpmcounter27 32 0 rw Machine Performance Monitor Counter 26 mhpmcounter27 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter27 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 27	-				
mhpmcounter8 32 0 rw Machine Performance Monitor Counter 8 mhpmcounter9 32 0 rw Machine Performance Monitor Counter 9 mhpmcounter10 32 0 rw Machine Performance Monitor Counter 10 mhpmcounter11 32 0 rw Machine Performance Monitor Counter 11 mhpmcounter12 32 0 rw Machine Performance Monitor Counter 12 mhpmcounter13 32 0 rw Machine Performance Monitor Counter 13 mhpmcounter14 32 0 rw Machine Performance Monitor Counter 14 mhpmcounter15 32 0 rw Machine Performance Monitor Counter 15 mhpmcounter16 32 0 rw Machine Performance Monitor Counter 16 mhpmcounter17 32 0 rw Machine Performance Monitor Counter 17 mhpmcounter18 32 0 rw Machine Performance Monitor Counter 18 mhpmcounter19 32 0 rw Machine Performance Monitor Counter 19 mhpmcounter20 32 0 rw Machine Performance Monitor Counter 20 mhpmcounter21 32 0 rw Machine Performance Monitor Counter 21 mhpmcounter22 32 0 rw Machine Performance Monitor Counter 22 mhpmcounter23 32 0 rw Machine Performance Monitor Counter 23 mhpmcounter24 32 0 rw Machine Performance Monitor Counter 23 mhpmcounter25 32 0 rw Machine Performance Monitor Counter 24 mhpmcounter26 32 0 rw Machine Performance Monitor Counter 25 mhpmcounter27 32 0 rw Machine Performance Monitor Counter 25 mhpmcounter27 32 0 rw Machine Performance Monitor Counter 26 mhpmcounter27 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter27 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter27 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 27	-	1			
mhpmcounter9 32 0 rw Machine Performance Monitor Counter 9 mhpmcounter10 32 0 rw Machine Performance Monitor Counter 10 mhpmcounter11 32 0 rw Machine Performance Monitor Counter 11 mhpmcounter12 32 0 rw Machine Performance Monitor Counter 12 mhpmcounter13 32 0 rw Machine Performance Monitor Counter 13 mhpmcounter14 32 0 rw Machine Performance Monitor Counter 14 mhpmcounter15 32 0 rw Machine Performance Monitor Counter 15 mhpmcounter16 32 0 rw Machine Performance Monitor Counter 16 mhpmcounter17 32 0 rw Machine Performance Monitor Counter 17 mhpmcounter18 32 0 rw Machine Performance Monitor Counter 18 mhpmcounter19 32 0 rw Machine Performance Monitor Counter 18 mhpmcounter19 32 0 rw Machine Performance Monitor Counter 19 mhpmcounter20 32 0 rw Machine Performance Monitor Counter 20 mhpmcounter21 32 0 rw Machine Performance Monitor Counter 21 mhpmcounter22 32 0 rw Machine Performance Monitor Counter 22 mhpmcounter23 32 0 rw Machine Performance Monitor Counter 23 mhpmcounter24 32 0 rw Machine Performance Monitor Counter 23 mhpmcounter25 32 0 rw Machine Performance Monitor Counter 24 mhpmcounter26 32 0 rw Machine Performance Monitor Counter 25 mhpmcounter27 32 0 rw Machine Performance Monitor Counter 25 mhpmcounter27 32 0 rw Machine Performance Monitor Counter 26 mhpmcounter27 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter27 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 27		1			
mhpmcounter10320rwMachine Performance Monitor Counter 10mhpmcounter11320rwMachine Performance Monitor Counter 11mhpmcounter12320rwMachine Performance Monitor Counter 12mhpmcounter13320rwMachine Performance Monitor Counter 13mhpmcounter14320rwMachine Performance Monitor Counter 14mhpmcounter15320rwMachine Performance Monitor Counter 15mhpmcounter16320rwMachine Performance Monitor Counter 16mhpmcounter17320rwMachine Performance Monitor Counter 17mhpmcounter18320rwMachine Performance Monitor Counter 18mhpmcounter19320rwMachine Performance Monitor Counter 19mhpmcounter20320rwMachine Performance Monitor Counter 20mhpmcounter21320rwMachine Performance Monitor Counter 21mhpmcounter23320rwMachine Performance Monitor Counter 23mhpmcounter24320rwMachine Performance Monitor Counter 24mhpmcounter25320rwMachine Performance Monitor Counter 25mhpmcounter26320rwMachine Performance Monitor Counter 26mhpmcounter27320rwMachine Performance Monitor Counter 27mhpmcounter28320rwMachine Performance Monitor Counter 27mhpmcounter28320rw	_				
mhpmcounter11320rwMachine Performance Monitor Counter 11mhpmcounter12320rwMachine Performance Monitor Counter 12mhpmcounter13320rwMachine Performance Monitor Counter 13mhpmcounter14320rwMachine Performance Monitor Counter 14mhpmcounter15320rwMachine Performance Monitor Counter 15mhpmcounter16320rwMachine Performance Monitor Counter 16mhpmcounter17320rwMachine Performance Monitor Counter 17mhpmcounter18320rwMachine Performance Monitor Counter 18mhpmcounter19320rwMachine Performance Monitor Counter 19mhpmcounter20320rwMachine Performance Monitor Counter 20mhpmcounter21320rwMachine Performance Monitor Counter 21mhpmcounter22320rwMachine Performance Monitor Counter 23mhpmcounter24320rwMachine Performance Monitor Counter 24mhpmcounter25320rwMachine Performance Monitor Counter 25mhpmcounter26320rwMachine Performance Monitor Counter 26mhpmcounter27320rwMachine Performance Monitor Counter 27mhpmcounter28320rwMachine Performance Monitor Counter 27mhpmcounter28320rwMachine Performance Monitor Counter 28		1			
mhpmcounter12320rwMachine Performance Monitor Counter 12mhpmcounter13320rwMachine Performance Monitor Counter 13mhpmcounter14320rwMachine Performance Monitor Counter 14mhpmcounter15320rwMachine Performance Monitor Counter 15mhpmcounter16320rwMachine Performance Monitor Counter 16mhpmcounter17320rwMachine Performance Monitor Counter 17mhpmcounter18320rwMachine Performance Monitor Counter 18mhpmcounter20320rwMachine Performance Monitor Counter 19mhpmcounter21320rwMachine Performance Monitor Counter 20mhpmcounter22320rwMachine Performance Monitor Counter 21mhpmcounter23320rwMachine Performance Monitor Counter 23mhpmcounter24320rwMachine Performance Monitor Counter 24mhpmcounter25320rwMachine Performance Monitor Counter 25mhpmcounter26320rwMachine Performance Monitor Counter 26mhpmcounter27320rwMachine Performance Monitor Counter 27mhpmcounter28320rwMachine Performance Monitor Counter 27mhpmcounter28320rwMachine Performance Monitor Counter 28		1			
mhpmcounter13 32 0 rw Machine Performance Monitor Counter 13 mhpmcounter14 32 0 rw Machine Performance Monitor Counter 14 mhpmcounter15 32 0 rw Machine Performance Monitor Counter 15 mhpmcounter16 32 0 rw Machine Performance Monitor Counter 16 mhpmcounter17 32 0 rw Machine Performance Monitor Counter 17 mhpmcounter18 32 0 rw Machine Performance Monitor Counter 18 mhpmcounter19 32 0 rw Machine Performance Monitor Counter 19 mhpmcounter20 32 0 rw Machine Performance Monitor Counter 20 mhpmcounter21 32 0 rw Machine Performance Monitor Counter 21 mhpmcounter22 32 0 rw Machine Performance Monitor Counter 22 mhpmcounter23 32 0 rw Machine Performance Monitor Counter 23 mhpmcounter24 32 0 rw Machine Performance Monitor Counter 24 mhpmcounter25 32 0 rw Machine Performance Monitor Counter 24 mhpmcounter26 32 0 rw Machine Performance Monitor Counter 25 mhpmcounter27 32 0 rw Machine Performance Monitor Counter 26 mhpmcounter27 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 28	*	1			
mhpmcounter14 32 0 rw Machine Performance Monitor Counter 14 mhpmcounter15 32 0 rw Machine Performance Monitor Counter 15 mhpmcounter16 32 0 rw Machine Performance Monitor Counter 16 mhpmcounter17 32 0 rw Machine Performance Monitor Counter 17 mhpmcounter18 32 0 rw Machine Performance Monitor Counter 18 mhpmcounter19 32 0 rw Machine Performance Monitor Counter 19 mhpmcounter20 32 0 rw Machine Performance Monitor Counter 20 mhpmcounter21 32 0 rw Machine Performance Monitor Counter 21 mhpmcounter22 32 0 rw Machine Performance Monitor Counter 22 mhpmcounter23 32 0 rw Machine Performance Monitor Counter 23 mhpmcounter24 32 0 rw Machine Performance Monitor Counter 24 mhpmcounter25 32 0 rw Machine Performance Monitor Counter 24 mhpmcounter26 32 0 rw Machine Performance Monitor Counter 25 mhpmcounter27 32 0 rw Machine Performance Monitor Counter 26 mhpmcounter27 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 28					
mhpmcounter15 32 0 rw Machine Performance Monitor Counter 15 mhpmcounter16 32 0 rw Machine Performance Monitor Counter 16 mhpmcounter17 32 0 rw Machine Performance Monitor Counter 17 mhpmcounter18 32 0 rw Machine Performance Monitor Counter 18 mhpmcounter19 32 0 rw Machine Performance Monitor Counter 19 mhpmcounter20 32 0 rw Machine Performance Monitor Counter 20 mhpmcounter21 32 0 rw Machine Performance Monitor Counter 21 mhpmcounter22 32 0 rw Machine Performance Monitor Counter 22 mhpmcounter23 32 0 rw Machine Performance Monitor Counter 23 mhpmcounter24 32 0 rw Machine Performance Monitor Counter 23 mhpmcounter25 32 0 rw Machine Performance Monitor Counter 24 mhpmcounter26 32 0 rw Machine Performance Monitor Counter 25 mhpmcounter27 32 0 rw Machine Performance Monitor Counter 26 mhpmcounter27 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 27					
mhpmcounter16 32 0 rw Machine Performance Monitor Counter 16 mhpmcounter17 32 0 rw Machine Performance Monitor Counter 17 mhpmcounter18 32 0 rw Machine Performance Monitor Counter 18 mhpmcounter19 32 0 rw Machine Performance Monitor Counter 19 mhpmcounter20 32 0 rw Machine Performance Monitor Counter 20 mhpmcounter21 32 0 rw Machine Performance Monitor Counter 21 mhpmcounter22 32 0 rw Machine Performance Monitor Counter 22 mhpmcounter23 32 0 rw Machine Performance Monitor Counter 23 mhpmcounter24 32 0 rw Machine Performance Monitor Counter 24 mhpmcounter25 32 0 rw Machine Performance Monitor Counter 25 mhpmcounter26 32 0 rw Machine Performance Monitor Counter 26 mhpmcounter27 32 0 rw Machine Performance Monitor Counter 26 mhpmcounter27 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 27	_				
mhpmcounter17 32 0 rw Machine Performance Monitor Counter 17 mhpmcounter18 32 0 rw Machine Performance Monitor Counter 18 mhpmcounter19 32 0 rw Machine Performance Monitor Counter 19 mhpmcounter20 32 0 rw Machine Performance Monitor Counter 20 mhpmcounter21 32 0 rw Machine Performance Monitor Counter 21 mhpmcounter22 32 0 rw Machine Performance Monitor Counter 22 mhpmcounter23 32 0 rw Machine Performance Monitor Counter 23 mhpmcounter24 32 0 rw Machine Performance Monitor Counter 24 mhpmcounter25 32 0 rw Machine Performance Monitor Counter 25 mhpmcounter26 32 0 rw Machine Performance Monitor Counter 25 mhpmcounter27 32 0 rw Machine Performance Monitor Counter 26 mhpmcounter27 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 28	-				
mhpmcounter18 32 0 rw Machine Performance Monitor Counter 18 mhpmcounter20 32 0 rw Machine Performance Monitor Counter 20 mhpmcounter21 32 0 rw Machine Performance Monitor Counter 21 mhpmcounter22 32 0 rw Machine Performance Monitor Counter 21 mhpmcounter22 32 0 rw Machine Performance Monitor Counter 22 mhpmcounter23 32 0 rw Machine Performance Monitor Counter 23 mhpmcounter24 32 0 rw Machine Performance Monitor Counter 24 mhpmcounter25 32 0 rw Machine Performance Monitor Counter 25 mhpmcounter26 32 0 rw Machine Performance Monitor Counter 26 mhpmcounter27 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 28	-				
mhpmcounter19 32 0 rw Machine Performance Monitor Counter 19 mhpmcounter20 32 0 rw Machine Performance Monitor Counter 20 mhpmcounter21 32 0 rw Machine Performance Monitor Counter 21 mhpmcounter22 32 0 rw Machine Performance Monitor Counter 22 mhpmcounter23 32 0 rw Machine Performance Monitor Counter 23 mhpmcounter24 32 0 rw Machine Performance Monitor Counter 24 mhpmcounter25 32 0 rw Machine Performance Monitor Counter 24 mhpmcounter26 32 0 rw Machine Performance Monitor Counter 25 mhpmcounter26 32 0 rw Machine Performance Monitor Counter 26 mhpmcounter27 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 28					
mhpmcounter20 32 0 rw Machine Performance Monitor Counter 20 mhpmcounter21 32 0 rw Machine Performance Monitor Counter 21 mhpmcounter22 32 0 rw Machine Performance Monitor Counter 22 mhpmcounter23 32 0 rw Machine Performance Monitor Counter 23 mhpmcounter24 32 0 rw Machine Performance Monitor Counter 24 mhpmcounter25 32 0 rw Machine Performance Monitor Counter 25 mhpmcounter26 32 0 rw Machine Performance Monitor Counter 25 mhpmcounter27 32 0 rw Machine Performance Monitor Counter 26 mhpmcounter27 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 28					
mhpmcounter21 32 0 rw Machine Performance Monitor Counter 21 mhpmcounter22 32 0 rw Machine Performance Monitor Counter 22 mhpmcounter23 32 0 rw Machine Performance Monitor Counter 23 mhpmcounter24 32 0 rw Machine Performance Monitor Counter 24 mhpmcounter25 32 0 rw Machine Performance Monitor Counter 25 mhpmcounter26 32 0 rw Machine Performance Monitor Counter 26 mhpmcounter27 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 28	-	1		rw	
mhpmcounter22 32 0 rw Machine Performance Monitor Counter 22 mhpmcounter23 32 0 rw Machine Performance Monitor Counter 23 mhpmcounter24 32 0 rw Machine Performance Monitor Counter 24 mhpmcounter25 32 0 rw Machine Performance Monitor Counter 25 mhpmcounter26 32 0 rw Machine Performance Monitor Counter 26 mhpmcounter27 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 28		1		rw	
mhpmcounter23 32 0 rw Machine Performance Monitor Counter 23 mhpmcounter24 32 0 rw Machine Performance Monitor Counter 24 mhpmcounter25 32 0 rw Machine Performance Monitor Counter 25 mhpmcounter26 32 0 rw Machine Performance Monitor Counter 26 mhpmcounter27 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 28		1		rw	
mhpmcounter24 32 0 rw Machine Performance Monitor Counter 24 mhpmcounter25 32 0 rw Machine Performance Monitor Counter 25 mhpmcounter26 32 0 rw Machine Performance Monitor Counter 26 mhpmcounter27 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 28	-			rw	
mhpmcounter25 32 0 rw Machine Performance Monitor Counter 25 mhpmcounter26 32 0 rw Machine Performance Monitor Counter 26 mhpmcounter27 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 28				rw	
mhpmcounter26 32 0 rw Machine Performance Monitor Counter 26 mhpmcounter27 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 28	_			rw	
mhpmcounter27 32 0 rw Machine Performance Monitor Counter 27 mhpmcounter28 32 0 rw Machine Performance Monitor Counter 28	_			rw	
mhpmcounter28 32 0 rw Machine Performance Monitor Counter 28				rw	
			0	rw	
mhpmcounter29 32 0 rw Machine Performance Monitor Counter 29	mhpmcounter28		0	rw	
	mhpmcounter29	32	0	rw	Machine Performance Monitor Counter 29

mhpmcounter30	32	0	rw	Machine Performance Monitor Counter 30
mhpmcounter31	32	0	rw	Machine Performance Monitor Counter 31
mcycleh*	32	0	rw	Machine Cycle Counter High
minstreth*	32	0	rw	Machine Instructions Retired High
mhpmcounterh3*	32	0	rw	Machine Performance Monitor Counter High
mhpmcounterh4*	32	0	rw	Machine Performance Monitor Counter High
mhpmcounterh5*	32	0	rw	Machine Performance Monitor Counter High
mhpmcounterh6*	32	0	rw	Machine Performance Monitor Counter High
mhpmcounterh7	32	0	rw	Machine Performance Monitor Counter High 7
mhpmcounterh8	32	0	rw	Machine Performance Monitor Counter High 8
mhpmcounterh9	32	0	rw	Machine Performance Monitor Counter High 9
mhpmcounterh10	32	0	rw	Machine Performance Monitor Counter High 10
mhpmcounterh11	32	0	rw	Machine Performance Monitor Counter High 11
mhpmcounterh12	32	0	rw	Machine Performance Monitor Counter High 12
mhpmcounterh13	32	0	rw	Machine Performance Monitor Counter High 13
mhpmcounterh14	32	0	rw	Machine Performance Monitor Counter High 14
mhpmcounterh15	32	0	rw	Machine Performance Monitor Counter High 15
mhpmcounterh16	32	0	rw	Machine Performance Monitor Counter High 16
mhpmcounterh17	32	0	rw	Machine Performance Monitor Counter High 17
mhpmcounterh18	32	0	rw	Machine Performance Monitor Counter High 18
mhpmcounterh19	32	0	rw	Machine Performance Monitor Counter High 19
mhpmcounterh20	32	0	rw	Machine Performance Monitor Counter High 20
mhpmcounterh21	32	0	rw	Machine Performance Monitor Counter High 21
mhpmcounterh22	32	0	rw	Machine Performance Monitor Counter High 22
mhpmcounterh23	32	0	rw	Machine Performance Monitor Counter High 23
mhpmcounterh24	32	0	rw	Machine Performance Monitor Counter High 24
mhpmcounterh25	32	0	rw	Machine Performance Monitor Counter High 25
mhpmcounterh26	32	0	rw	Machine Performance Monitor Counter High 26
mhpmcounterh27	32	0	rw	Machine Performance Monitor Counter High 27
mhpmcounterh28	32	0	rw	Machine Performance Monitor Counter High 28
mhpmcounterh29	32	0	rw	Machine Performance Monitor Counter High 29
mhpmcounterh30	32	0	rw	Machine Performance Monitor Counter High 30
mhpmcounterh31	32	0	rw	Machine Performance Monitor Counter High 31
mvendorid	32	31e	r-	Vendor ID
marchid	32	10000a25	r-	Architecture ID
mimpid	32	20	r-	Implementation ID
mhartid	32	0	r-	Hardware Thread ID
micm_cfg*	32	0	r-	Instruction Cache/Memory Configuration
mdcm_cfg*	32	0	r-	Data Cache/Memory Configuration
mmsc_cfg*	32	a038	r-	Miscellaneous Configuration

Table 14.4: Registers at level 1, type:Hart group:Machine\_Control\_and\_Status

#### 14.1.5 Integration\_support

Registers at level:1, type:Hart group:Integration\_support

Name	Bits	Initial-Hex	RW	Description
LRSCAddress	32	fffffff	rw	LR/SC active lock address
commercial	8	0	r-	Commercial feature in use

Table 14.5: Registers at level 1, type:Hart group:Integration\_support

<sup>\*</sup> Registers marked with an asterisk are part of the processor extension library.