

Imperas Guide to using Virtual Platforms

Platform / Module Specific Information for arm.ovpworld.org / ArmVersatileExpress-CA9

Imperas Software Limited

Imperas Buildings, North Weston Thame, Oxfordshire, OX9 2HA, U.K. docs@imperas.com.



Author	Imperas Software Limited	
Version	20210408.0	
Filename	Imperas_Platform_User_Guide_ArmVersatileExpress-CA9.pdf	
Created	05 May 2021	
Status	OVP Standard Release	

Copyright Notice

Copyright 2021 Imperas Software Limited. All rights reserved. This software and documentation contain information that is the property of Imperas Software Limited. The software and documentation are furnished under a license agreement and may be used or copied only in accordance with the terms of the license agreement. No part of the software and documentation may be reproduced, transmitted, or translated, in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without prior written permission of Imperas Software Limited, or as expressly provided by the license agreement.

Right to Copy Documentation

The license agreement with Imperas permits licensee to make copies of the documentation for its internal use only. Each copy shall include all copyrights, trademarks, service marks, and proprietary rights notices, if any.

Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the readers responsibility to determine the applicable regulations and to comply with them.

Disclaimer

IMPERAS SOFTWARE LIMITED, AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO. THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Model Release Status

This model is released as part of OVP releases and is included in OVPworld packages. Please visit OVPworld.org.

Copyright (c) 2021 Imperas Software Limited

Table Of Contents

1.0 Platform / Module: ArmVersatileExpress-CA9	5
1.1 Virtual Platform / Module Type	5
1.2 Licensing	5
1.3 Description	5
1.4 Limitations	5
1.5 Reference	5
1.6 Location	5
1.7 Module Simulation Attributes	6
2.0 Processor [arm.ovpworld.org/processor/arm/1.0] instance: cpu	6
2.1 Processor model type: 'arm' variant 'Cortex-A9MPx4' definition	6
2.2 Instance Parameters	11
2.3 Memory Map for processor 'cpu' bus: 'tzBus'	12
2.4 Net Connections to processor: 'cpu'	20
3.0 Peripheral Instances	
3.1 Peripheral [arm.ovpworld.org/peripheral/VexpressSysRegs/1.0] instance: sysRegs	21
3.2 Peripheral [arm.ovpworld.org/peripheral/SysCtrlSP810/1.0] instance: sysCtrl	21
3.3 Peripheral [ovpworld.org/peripheral/trap/1.0] instance: sbpci0	22
3.4 Peripheral [arm.ovpworld.org/peripheral/AaciPL041/1.0] instance: aac1	22
3.5 Peripheral [arm.ovpworld.org/peripheral/MmciPL181/1.0] instance: mmc1	22
3.6 Peripheral [arm.ovpworld.org/peripheral/KbPL050/1.0] instance: kb1	23
3.7 Peripheral [arm.ovpworld.org/peripheral/KbPL050/1.0] instance: ms1	23
3.8 Peripheral [arm.ovpworld.org/peripheral/UartPL011/1.0] instance: uart0	24
3.9 Peripheral [arm.ovpworld.org/peripheral/UartPL011/1.0] instance: uart1	24
3.10 Peripheral [arm.ovpworld.org/peripheral/UartPL011/1.0] instance: uart2	25
3.11 Peripheral [arm.ovpworld.org/peripheral/UartPL011/1.0] instance: uart3	25
3.12 Peripheral [arm.ovpworld.org/peripheral/WdtSP805/1.0] instance: wdt1	26
3.13 Peripheral [arm.ovpworld.org/peripheral/TimerSP804/1.0] instance: timer01	26
3.14 Peripheral [arm.ovpworld.org/peripheral/TimerSP804/1.0] instance: timer23	26
3.15 Peripheral [arm.ovpworld.org/peripheral/SerBusDviRegs/1.0] instance: dvi1	27
3.16 Peripheral [arm.ovpworld.org/peripheral/RtcPL031/1.0] instance: rtc1	27
3.17 Peripheral [arm.ovpworld.org/peripheral/CompactFlashRegs/1.0] instance: cf1	27
3.18 Peripheral [arm.ovpworld.org/peripheral/LcdPL110/1.0] instance: clcd	28
	28
3.20 Peripheral [ovpworld.org/peripheral/DynamicBridge/1.0] instance: lcd1NS	29
3.21 Peripheral [arm.ovpworld.org/peripheral/DMemCtrlPL341/1.0] instance: dmc1	29
3.22 Peripheral [ovpworld.org/peripheral/DynamicBridge/1.0] instance: dmc1NS	30
3.23 Peripheral [arm.ovpworld.org/peripheral/SMemCtrlPL354/1.0] instance: smc1	30
3.24 Peripheral [ovpworld.org/peripheral/DynamicBridge/1.0] instance: smc1NS	31
3.25 Peripheral [ovpworld.org/peripheral/trap/1.0] instance: scc1	31
3.26 Peripheral [ovpworld.org/peripheral/DynamicBridge/1.0] instance: scc1NS	32

Imperas Virtual Platform Documentation for ArmVersatileExpress-CA9

	3.27 Peripheral [arm.ovpworld.org/peripheral/TimerSP804/1.0] instance: timer45	32
	3.28 Peripheral [ovpworld.org/peripheral/DynamicBridge/1.0] instance: timer45NS	33
	3.29 Peripheral [arm.ovpworld.org/peripheral/WdtSP805/1.0] instance: wdt2	33
	3.30 Peripheral [ovpworld.org/peripheral/DynamicBridge/1.0] instance: wdt2NS	34
	3.31 Peripheral [arm.ovpworld.org/peripheral/TzpcBP147/1.0] instance: tzpc	34
	3.32 Peripheral [ovpworld.org/peripheral/trap/1.0] instance: gpio0	35
	3.33 Peripheral [ovpworld.org/peripheral/trap/1.0] instance: faxi1	35
	3.34 Peripheral [ovpworld.org/peripheral/DynamicBridge/1.0] instance: faxi1NS	36
	3.35 Peripheral [ovpworld.org/peripheral/trap/1.0] instance: saxi1	36
	3.36 Peripheral [ovpworld.org/peripheral/DynamicBridge/1.0] instance: saxi1NS	37
	3.37 Peripheral [arm.ovpworld.org/peripheral/L2CachePL310/1.0] instance: l2regs	37
	3.38 Peripheral [intel.ovpworld.org/peripheral/NorFlash48F4400/1.0] instance: nor0	38
	3.39 Peripheral [intel.ovpworld.org/peripheral/NorFlash48F4400/1.0] instance: nor1	38
	3.40 Peripheral [smsc.ovpworld.org/peripheral/LAN9118/1.0] instance: eth0	39
	3.41 Peripheral [philips.ovpworld.org/peripheral/ISP1761/1.0] instance: usb0	39
	3.42 Peripheral [arm.ovpworld.org/peripheral/SmartLoaderArmLinux/1.0] instance: smartLoader	
4.	.0 Overview of Imperas OVP Virtual Platforms	42
5.	.0 Getting Started with Imperas OVP Virtual Platforms	43
6.	.0 Simulating Software	43
	6.1 Getting a license key to run	
	6.2 Normal runs	43
	6.3 Loading Software	
	6.4 Semihosting	
	6.5 Using a terminal (UART)	
	6.6 Interacting with the simulation (keyboard and mouse)	
	6.7 More Information (Documentation) on Simulation	
7.	.0 Debugging Software running on an Imperas OVP Virtual Platform	
	7.1 Debugging with GDB	
	7.2 Debugging with Imperas M*DBG	
	7.3 Debugging with the Imperas eGui and GDB	
	7.4 Debugging with the Imperas eGui and M*DBG	
	7.5 Debugging with Imperas eGui and Eclipse	
	7.6 Debugging applications running under a simulated operating system	
8.	.0 Modifying the Platform / Module	
	8.1 Platforms / Modules use C/C++ and OVP APIs	46
	8.2 Platforms/Modules/Peripherals can be easily built with iGen from Imperas	46
	8.3 Re-configuring the platform	46
	8.4 Replacing peripherals components	47
	8.5 Adding new peripherals components	47
Q	0 Available Virtual Platforms	48

1.0 Platform / Module: ArmVersatileExpress-CA9

This document provides the details of the usage of an Imperas OVP Virtual Platform / Module. The first half of the document covers specifics of this particular component. For more information about Imperas OVP virtual platforms, how they are built and used, please see the later sections in this document.

1.1 Virtual Platform / Module Type

Hardware described using OVP can either be a platform, module, processor, or peripheral.

This hardware component is described as being a module. A module is a component that is used in other modules, platforms, or test harnesses. It is normally used to encapsulate a layer in a hierarchical system.

1.2 Licensing

Open Source Apache 2.0

1.3 Description

This platform models the ARM Versatile Express development board with a CoreTile Express A9x4 (V2P-CA9) Daughterboard.

See the ARM documents DUI0447G_v2m_p1_trm.pdf and DUI0448G_v2p_ca9_trm.pdf for details of the hardware being modeled.

Note this platform implements the motherboard's 'Legacy' memory map.

The default processor is an ARM Cortex-A9MPx4, which may be changed.

1.4 Limitations

This platform provides the peripherals required to boot and run Operating Systems such as Linux or Android.

Some of the peripherals are register-only, non-functional models. See the individual peripheral model documentation for details.

The TrustZone Protection Controller (TZPC) is modeled, the TrustZone Address Space Controller (TZASPC) is not modeled.

CoreSight software debug and trace ports are not modeled.

1.5 Reference

ARM Development Boards Versatile Express BaseBoard and ARM CoreTile Express A9x4

1.6 Location

The ArmVersatileExpress-CA9 virtual platform / module is located in an Imperas/OVP installation at the

VLNV: arm.ovpworld.org / module / ArmVersatileExpress-CA9 / 1.0.

1.7 Module Simulation Attributes

Table 1. Module Simulation Attributes

Attribute	Value	Description
stoponetrle	stoponctrlc	Stop on control-C

2.0 Processor [arm.ovpworld.org/processor/arm/1.0] instance: cpu

2.1 Processor model type: 'arm' variant 'Cortex-A9MPx4' definition

Imperas OVP processor models support multiple variants and details of the variants implemented in this model can be found in:

- the Imperas installation located at ImperasLib/source/arm.ovpworld.org/processor/arm/1.0/doc
- the OVP website: OVP Model Specific Information arm Cortex-A9MPx4.pdf

2.1.1 Description

ARM Processor Model

2.1.2 Licensing

Usage of binary model under license governing simulator usage.

Note that for models of ARM CPUs the license includes the following terms:

Licensee is granted a non-exclusive, worldwide, non-transferable, revocable licence to:

If no source is being provided to the Licensee: use and copy only (no modifications rights are granted) the model for the sole purpose of designing, developing, analyzing, debugging, testing, verifying, validating and optimizing software which: (a) (i) is for ARM based systems; and (ii) does not incorporate the ARM Models or any part thereof; and (b) such ARM Models may not be used to emulate an ARM based system to run application software in a production or live environment.

If source code is being provided to the Licensee: use, copy and modify the model for the sole purpose of designing, developing, analyzing, debugging, testing, verifying, validating and optimizing software which:
(a) (i) is for ARM based systems; and (ii) does not incorporate the ARM Models or any part thereof; and (b) such ARM Models may not be used to emulate an ARM based system to run application software in a production or live environment.

In the case of any Licensee who is either or both an academic or educational institution the purposes shall be limited to internal use.

Except to the extent that such activity is permitted by applicable law, Licensee shall not reverse engineer, decompile, or disassemble this model. If this model was provided to Licensee in Europe, Licensee shall not reverse engineer, decompile or disassemble the Model for the purposes of error correction.

The License agreement does not entitle Licensee to manufacture in silicon any product based on this model. The License agreement does not entitle Licensee to use this model for evaluating the validity of any ARM patent.

Source of model available under separate Imperas Software License Agreement.

Copyright (c) 2021 Imperas Software Limited www.imperas.com

OVP License. Release 20210408.0 Page 6 of 50

2.1.3 Limitations

Instruction pipelines are not modeled in any way. All instructions are assumed to complete immediately. This means that instruction barrier instructions (e.g. ISB, CP15ISB) are treated as NOPs, with the exception of any undefined instruction behavior, which is modeled. The model does not implement speculative fetch behavior. The branch cache is not modeled.

Caches and write buffers are not modeled in any way. All loads, fetches and stores complete immediately and in order, and are fully synchronous (as if the memory was of Strongly Ordered or Device-nGnRnE type). Data barrier instructions (e.g. DSB, CP15DSB) are treated as NOPs, with the exception of any undefined instruction behavior, which is modeled. Cache manipulation instructions are implemented as NOPs, with the exception of any undefined instruction behavior, which is modeled.

Real-world timing effects are not modeled: all instructions are assumed to complete in a single cycle. Performance Monitors are implemented as a register interface only except for the cycle counter, which is implemented assuming one instruction per cycle.

TLBs are architecturally-accurate but not device accurate. This means that all TLB maintenance and address translation operations are fully implemented but the cache is larger than in the real device.

2.1.4 Verification

Models have been extensively tested by Imperas. ARM Cortex-A models have been successfully used by customers to simulate SMP Linux, Ubuntu Desktop, VxWorks and ThreadX on Xilinx Zynq virtual platforms.

2.1.5 Core Features

Thumb-2 instructions are supported.

Trivial Jazelle extension is implemented.

2.1.6 Memory System

Security extensions are implemented (also known as TrustZone). Non-secure accesses can be made visible externally by connecting the processor to a 41-bit physical bus, in which case bits 39..0 give the true physical address and bit 40 is the NS bit.

VMSA secure and non-secure address translation is implemented.

TLB behavior is controlled by parameter ASIDCacheSize. If this parameter is 0, then an unlimited number of TLB entries will be maintained concurrently. If this parameter is non-zero, then only TLB entries for up to ASIDCacheSize different ASIDs will be maintained concurrently initially; as new ASIDs are used, TLB entries for less-recently used ASIDs are deleted, which improves model performance in some cases (especially when 16-bit ASIDs are in use). If the model detects that the TLB entry cache is too small (entry ejections are very frequent), it will increase the cache size automatically. In this variant, ASIDCacheSize is

2.1.7 Advanced SIMD and Floating-Point Features

SIMD and VFP instructions are implemented.

The model implements trapped exceptions if FPTrap is set to 1 in MVFR0 (for AArch32) or MVFR0_EL1 (for AArch64). When floating point exception traps are taken, cumulative exception flags are not updated (in other words, cumulative flag state is always the same as prior to instruction execution, even for SIMD

Copyright (c) 2021 Imperas Software Limited www.imperas.com

OVP License. Release 20210408.0 Page 7 of 50

instructions). When multiple enabled exceptions are raised by a single floating point operation, the exception reported is the one in least-significant bit position in FPSCR (for AArch32) or FPCR (for AArch64). When multiple enabled exceptions are raised by different SIMD element computations, the exception reported is selected from the lowest-index-number SIMD operation. Contact Imperas if requirements for exception reporting differ from these.

Trapped exceptions not are implemented in this variant (FPTrap=0)

2.1.8 Generic Interrupt Controller

GIC block is implemented (GICv1, including security extensions). Accesses to GIC registers can be viewed externally by connecting to the 32-bit GICRegisters bus port. Secure register accesses are at offset 0x0 on this bus; for example, a secure access to GIC register ICDDCR can be observed by monitoring address 0x00001000. Non-secure accesses are at offset 0x80000000 on this bus; for example, a non-secure access to GIC register ICDDCR can be observed by monitoring address 0x80001000

2.1.9 Debug Mask

It is possible to enable model debug features in various categories. This can be done statically using the "override_debugMask" parameter, or dynamically using the "debugflags" command. Enabled debug features are specified using a bitmask value, as follows:

Value 0x004: enable debugging of MMU/MPU mappings.

Value 0x020: enable debugging of reads and writes of GIC block registers.

Value 0x040: enable debugging of exception routing via the GIC model component.

Value 0x080: enable debugging of all system register accesses.

Value 0x100: enable debugging of all traps of system register accesses.

Value 0x200: enable verbose debugging of other miscellaneous behavior (for example, the reason why a particular instruction is undefined).

Value 0x400: enable debugging of Performance Monitor timers

Value 0x800: enable dynamic validation of TLB entries against in-memory page table contents (finds some classes of error where page table entries are updated without a subsequent flush of affected TLB entries). All other bits in the debug bitmask are reserved and must not be set to non-zero values.

2.1.10 AArch32 Unpredictable Behavior

Many AArch32 instruction behaviors are described in the ARM ARM as CONSTRAINED UNPREDICTABLE. This section describes how such situations are handled by this model.

2.1.11 Equal Target Registers

Some instructions allow the specification of two target registers (for example, double-width SMULL, or some VMOV variants), and such instructions are CONSTRAINED UNPREDICTABLE if the same target register is specified in both positions. In this model, such instructions are treated as UNDEFINED.

2.1.12 Floating Point Load/Store Multiple Lists

Instructions that load or store a list of floating point registers (e.g. VSTM, VLDM, VPUSH, VPOP) are CONSTRAINED UNPREDICTABLE if either the uppermost register in the specified range is greater than 32 or (for 64-bit registers) if more than 16 registers are specified. In this model, such instructions are treated

Copyright (c) 2021 Imperas Software Limited www.imperas.com

as UNDEFINED.

2.1.13 Floating Point VLD[2-4]/VST[2-4] Range Overflow

Instructions that load or store a fixed number of floating point registers (e.g. VST2, VLD2) are CONSTRAINED UNPREDICTABLE if the upper register bound exceeds the number of implemented floating point registers. In this model, these instructions load and store using modulo 32 indexing (consistent with AArch64 instructions with similar behavior).

2.1.14 If-Then (IT) Block Constraints

Where the behavior of an instruction in an if-then (IT) block is described as CONSTRAINED UNPREDICTABLE, this model treats that instruction as UNDEFINED.

2.1.15 Use of R13

In architecture variants before ARMv8, use of R13 was described as CONSTRAINED UNPREDICTABLE in many circumstances. From ARMv8, most of these situations are no longer considered unpredictable. This model allows R13 to be used like any other GPR, consistent with the ARMv8 specification.

2.1.16 Use of R15

Use of R15 is described as CONSTRAINED UNPREDICTABLE in many circumstances. This model allows such use to be configured using the parameter "unpredictableR15" as follows:

Value "undefined": any reference to R15 in such a situation is treated as UNDEFINED;

Value "nop": any reference to R15 in such a situation causes the instruction to be treated as a NOP; Value "raz_wi": any reference to R15 in such a situation causes the instruction to be treated as a RAZ/WI (that is, R15 is read as zero and write-ignored);

Value "execute": any reference to R15 in such a situation is executed using the current value of R15 on read, and writes to R15 are allowed (but are not interworking).

Value "assert": any reference to R15 in such a situation causes the simulation to halt with an assertion message (allowing any such unpredictable uses to be easily identified).

In this variant, the default value of "unpredictableR15" is "undefined".

2.1.17 Unpredictable Instructions in Some Modes

Some instructions are described as CONSTRAINED UNPREDICTABLE in some modes only (for example, MSR accessing SPSR is CONSTRAINED UNPREDICTABLE in User and System modes). This model allows such use to be configured using the parameter "unpredictableModal", which can have values "undefined" or "nop". See the previous section for more information about the meaning of these values. In this variant, the default value of "unpredictableModal" is "nop".

2.1.18 Integration Support

This model implements a number of non-architectural pseudo-registers and other features to facilitate integration.

2.1.19 Memory Transaction Query

Two registers are intended for use within memory callback functions to provide additional information

Copyright (c) 2021 Imperas Software Limited www.imperas.com

about the current memory access. Register transactPL indicates the processor execution level of the current access (0-3). Note that for load/store translate instructions (e.g. LDRT, STRT) the reported execution level will be 0, indicating an EL0 access. Register transactAT indicates the type of memory access: 0 for a normal read or write; and 1 for a physical access resulting from a page table walk.

A banked set of registers provides information about the most recently completed page table walk. There are up to six banks of registers: bank 0 is for stage 1 walks, bank 1 is for stage 2 walks, and banks 2-5 are

2.1.20 Page Table Walk Query

for stage 2 walks initiated by stage 1 level 0-3 entry lookups, respectively. Banks 1-5 are present only for processors with virtualization extensions. The currently active bank can be set using register PTWBankSelect. Register PTWBankValid is a bitmask indicating which banks contain valid data: for example, the value 0xb indicates that banks 0, 1 and 3 contain valid data. Within each bank, there are registers that record addresses and values read during that page table walk. Register PTWBase records the table base address, register PTWInput contains the input address that starts a walk, register PTWOutput contains the result address and register PTWPgSize contains the page size (PTWOutput and PTWPgSize are valid only if the page table walk completes). Registers PTWAddressL0-PTWAddressL3 record the addresses of level 0 to level 3 entries read, respectively. Register PTWAddressValid is a bitmask indicating which address registers contain valid data: bits 0-3 indicate PTWAddressL0-PTWAddressL3, respectively, bit 4 indicates PTWBase, bit 5 indicates PTWInput, bit 6 indicates both PTWOutput and PTWPgSize. For example, the value 0x73 indicates that PTWBase, PTWInput, PTWOutput, PTWPgSize and PTWAddressL0-L1 are valid but PTWAddressL2-L3 are not. Register PTWAddressNS is a bitmask indicating whether an address is in non-secure memory: bits 0-3 indicate PTWAddressL0-PTWAddressL3, respectively, bit 4 indicates PTWBase, bit 6 indicates PTWOutput (PTWInput is a VA and thus has no secure/non-secure info). Registers PTWValueL0-PTWValueL3 contain page table entry values read at level 0 to level 3. Register PTWValueValid is a bitmask indicating which value registers contain valid data: bits 0-3 indicate

2.1.21 Artifact Page Table Walks

PTWValueL0-PTWValueL3, respectively.

Registers are also available to enable a simulation environment to initiate an artifact page table walk (for example, to determine the ultimate PA corresponding to a given VA). Register PTWI_EL1S initiates a secure EL1 table walk for a fetch. Register PTWD_EL1S initiates a secure EL1 table walk for a load or store (note that current ARM processors have unified TLBs, so these registers are synonymous). Registers PTW[ID]_EL1NS initiate walks for non-secure EL1 accesses. Registers PTW[ID]_EL2 initiate EL2 walks. Registers PTW[ID]_S2 initiate stage 2 walks. Registers PTW[ID]_EL3 initiate AArch64 EL3 walks. Finally, registers PTW[ID]_current initiate current-mode walks (useful in a memory callback context). Each walk fills the query registers described above.

2.1.22 MMU and Page Table Walk Events

Two events are available that allow a simulation environment to be notified on MMU and page table walk actions. Event mmuEnable triggers when any MMU is enabled or disabled. Event pageTableWalk triggers on completion of any page table walk (including artifact walks).

Copyright (c) 2021 Imperas Software Limited www.imperas.com

2.1.23 Artifact Address Translations

A simulation environment can trigger an artifact address translation operation by writing to the architectural address translation registers (e.g. ATS1CPR). The results of such translations are written to an integration support register artifactPAR, instead of the architectural PAR register. This means that such artifact writes will not perturb architectural state.

2.1.24 TLB Invalidation

A simulation environment can cause TLB state for one or more address translation regimes in the processor to be flushed by writing to the artifact register ResetTLBs. The argument is a bitmask value, in which non-zero bits select the TLBs to be flushed, as follows:

Bit 0: EL0/EL1 stage 1 secure TLB

Bit 1: EL0/EL1 stage 1 non-secure TLB

2.1.25 Halt Reason Introspection

An artifact register HaltReason can be read to determine the reason or reasons that a processor is halted. This register is a bitfield, with the following encoding: bit 0 indicates the processor has executed a wait-for-event (WFE) instruction; bit 1 indicates the processor has executed a wait-for-interrupt (WFI) instruction; and bit 2 indicates the processor is held in reset.

2.1.26 System Register Access Monitor

If parameter "enableSystemMonitorBus" is True, an artifact 32-bit bus "SystemMonitor" is enabled for each PE. Every system register read or write by that PE is then visible as a read or write on this artifact bus, and can therefore be monitored using callbacks installed in the client environment (use opBusReadMonitorAdd/opBusWriteMonitorAdd or icmAddBusReadCallback/icmAddBusWriteCallback, depending on the client API). The format of the address on the bus is as follows:

bits 31:26 - zero

bit 25 - 1 if AArch64 access, 0 if AArch32 access

bit 24 - 1 if non-secure access, 0 if secure access

bits 23:20 - CRm value

bits 19:16 - CRn value

bits 15:12 - op2 value

bits 11:8 - op1 value

bits 7:4 - op0 value (AArch64) or coprocessor number (AArch32)

bits 3:0 - zero

As an example, to view non-secure writes to writes to CNTFRQ_EL0 in AArch64 state, install a write monitor on address range 0x020e0330:0x020e0333.

2.1.27 System Register Implementation

If parameter "enableSystemBus" is True, an artifact 32-bit bus "System" is enabled for each PE. Slave callbacks installed on this bus can be used to implement modified system register behavior (use opBusSlaveNew or icmMapExternalMemory, depending on the client API). The format of the address on the bus is the same as for the system monitor bus, described above.

Copyright (c) 2021 Imperas Software Limited www.imperas.com

2.2 Instance Parameters

Several parameters can be specified when a processor is instanced in a platform. For this processor instance 'cpu' it has been instanced with the following parameters:

Table 2. Processor Instance 'cpu' Parameters (Configurations)

Parameter	Value	Description
endian	little	Select processor endian (big or little)
simulateexceptions	1	Causes the processor simulate exceptions instead of halting
mips	448.0	The nominal MIPS for the processor

Table 3. Processor Instance 'cpu' Parameters (Attributes)

Parameter Name	Value	Type
variant	Cortex-A9MPx4	enum
compatibility	ISA	enum
UAL	1	bool
showHiddenRegs	0	bool
override_CBAR	0x1e000000	uns32

2.3 Memory Map for processor 'cpu' bus: 'tzBus'

Processor instance 'cpu' is connected to bus 'tzBus' using master port 'INSTRUCTION'.

Processor instance 'cpu' is connected to bus 'tzBus' using master port 'DATA'.

Table 4. Memory Map ('cpu' / 'tzBus' [width: 41])

Lo Address	Hi Address	Instance	Component
0x0	0xFFFFFFF	secure	bridge
remappable	remappable	dmc1NS	DynamicBridge
remappable	remappable	faxi1NS	DynamicBridge
remappable	remappable	lcd1NS	DynamicBridge
remappable	remappable	saxi1NS	DynamicBridge
remappable	remappable	scc1NS	DynamicBridge
remappable	remappable	smc1NS	DynamicBridge
remappable	remappable	timer45NS	DynamicBridge
remappable	remappable	wdt2NS	DynamicBridge
0x10000000000	0x10003FFFFFF	ddr2RemapBridgeNS	bridge
0x10010000000	0x10010000FFF	sysRegsNS	bridge
0x10010001000	0x10010001FFF	sysCtrlNS	bridge
0x10010004000	0x10010004FFF	aac1NS	bridge
0x10010005000	0x10010005FFF	mmc1NS	bridge
0x10010006000	0x10010006FFF	kb1NS	bridge
0x10010007000	0x10010007FFF	ms1NS	bridge
0x10010009000	0x10010009FFF	uart0NS	bridge
0x1001000A000	0x1001000AFFF	uart1NS	bridge
0x1001000B000	0x1001000BFFF	uart2NS	bridge
0x1001000C000	0x1001000CFFF	uart3NS	bridge
0x1001000F000	0x1001000FFFF	wdt1NS	bridge
0x10010011000	0x10010011FFF	timer01NS	bridge
		ļ.	!

0x10010012000	0x10010012FFF	timer02NS	bridge
0x10010016000	0x10010016FFF	dvi1NS	bridge
0x10010017000	0x10010017FFF	rtc1NS	bridge
0x1001001A000	0x1001001AFFF	cf1NS	bridge
0x1001001F000	0x1001001FFFF	lcd2NS	bridge
0x1001E00A000	0x1001E00AFFF	12regsNS	bridge
0x10040000000	0x10043FFFFFF	nor0NS	bridge
0x10044000000	0x10047FFFFFF	nor1NS	bridge
0x10048000000	0x1004BFFFFFF	sram1NS	bridge
0x1004C000000	0x1004C7FFFFF	vram1NS	bridge
0x1004E000000	0x1004E000FFF	eth0NS	bridge
0x1004F000000	0x1004F00FFFF	usb0NS	bridge
0x10060000000	0x1009FFFFFFF	ddr2ramNS	bridge

Table 5. Bridged Memory Map ('cpu' / 'secure' / 'pBus' [width: 32])

Lo Address	Hi Address	Instance	Component
0x0	0x3FFFFF	ddr2RemapBridge	bridge
remappable	remappable	clcd	LcdPL110
remappable	remappable	faxi1	trap
remappable	remappable	gpio0	trap
remappable	remappable	lcd1	LcdPL110
remappable	remappable	saxi1	trap
remappable	remappable	sbpci0	trap
remappable	remappable	scc1	trap
0x10000000	0x10000FFF	sysRegs	VexpressSysRegs
0x10001000	0x10001FFF	sysCtrl	SysCtrlSP810
0x10004000	0x10004FFF	aac1	AaciPL041
0x10005000	0x10005FFF	mmc1	MmciPL181
0x10006000	0x10006FFF	kb1	KbPL050
0x10007000	0x10007FFF	ms1	KbPL050
0x10009000	0x10009FFF	uart0	UartPL011
0x1000A000	0x1000AFFF	uart1	UartPL011
0x1000B000	0x1000BFFF	uart2	UartPL011
0x1000C000	0x1000CFFF	uart3	UartPL011
0x1000F000	0x1000FFFF	wdt1	WdtSP805
0x10011000	0x10011FFF	timer01	TimerSP804
0x10012000	0x10012FFF	timer23	TimerSP804
0x10016000	0x10016FFF	dvi1	SerBusDviRegs
0x10017000	0x10017FFF	rtc1	RtcPL031
0x1001A000	0x1001AFFF	cf1	CompactFlashRegs
0x1001F000	0x1001FFFF	clcd	LcdPL110
0x10020000	0x10020FFF	lcd1	LcdPL110
0x100E0000	0x100E0FFF	dmc1	DMemCtrlPL341
0x100E1000	0x100E1FFF	smc1	SMemCtrlPL354
0x100E4000	0x100E4FFF	timer45	TimerSP804
0x100E5000	0x100E5FFF	wdt2	WdtSP805
0x100E6000	0x100E6FFF	tzpc	TzpcBP147

0x1E00A000	0x1E00AFFF	12regs	L2CachePL310
0x40000000	0x43FFFFFF	nor0	NorFlash48F4400
0x44000000	0x47FFFFFF	nor1	NorFlash48F4400
0x48000000	0x4BFFFFFF	sram1	ram
0x4C000000	0x4C7FFFFF	vram1	ram
0x4E000000	0x4E000FFF	eth0	LAN9118
0x4F000000	0x4F00FFFF	usb0	ISP1761
0x60000000	0x9FFFFFF	ddr2RamBridge	bridge

Table 6. Bridged Memory Map ('cpu' / 'ddr2RemapBridgeNS' / 'pBus' [width: 32])

Lo Address	Hi Address	Instance	Component
0x0	0x3FFFFFF	ddr2RemapBridge	bridge
remappable	remappable	clcd	LcdPL110
remappable	remappable	faxi1	trap
remappable	remappable	gpio0	trap
remappable	remappable	lcd1	LcdPL110
remappable	remappable	saxi1	trap
remappable	remappable	sbpci0	trap
remappable	remappable	scc1	trap

Table 7. Bridged Memory Map ('cpu' / 'sysRegsNS' / 'pBus' [width: 32])

Lo Address	Hi Address	Instance	Component
remappable	remappable	clcd	LcdPL110
remappable	remappable	faxi1	trap
remappable	remappable	gpio0	trap
remappable	remappable	lcd1	LcdPL110
remappable	remappable	saxi1	trap
remappable	remappable	sbpci0	trap
remappable	remappable	scc1	trap
0x10000000	0x10000FFF	sysRegs	VexpressSysRegs

Table 8. Bridged Memory Map ('cpu' / 'sysCtrlNS' / 'pBus' [width: 32])

Lo Address	Hi Address	Instance	Component
remappable	remappable	clcd	LcdPL110
remappable	remappable	faxi1	trap
remappable	remappable	gpio0	trap
remappable	remappable	lcd1	LcdPL110
remappable	remappable	saxi1	trap
remappable	remappable	sbpci0	trap
remappable	remappable	scc1	trap
0x10001000	0x10001FFF	sysCtrl	SysCtrlSP810

Table 9. Bridged Memory Map ('cpu'/'aac1NS'/'pBus' [width: 32])

Lo Address Hi Address Instance Component	
--	--

remappable	remappable	clcd	LcdPL110
remappable	remappable	faxi1	trap
remappable	remappable	gpio0	trap
remappable	remappable	lcd1	LcdPL110
remappable	remappable	saxi1	trap
remappable	remappable	sbpci0	trap
remappable	remappable	scc1	trap
0x10004000	0x10004FFF	aac1	AaciPL041

Table 10. Bridged Memory Map ('cpu' / 'mmc1NS' / 'pBus' [width: 32])

Lo Address	Hi Address	Instance	Component
remappable	remappable	clcd	LcdPL110
remappable	remappable	faxi1	trap
remappable	remappable	gpio0	trap
remappable	remappable	lcd1	LcdPL110
remappable	remappable	saxi1	trap
remappable	remappable	sbpci0	trap
remappable	remappable	scc1	trap
0x10005000	0x10005FFF	mmc1	MmciPL181

Table 11. Bridged Memory Map ('cpu' / 'kb1NS' / 'pBus' [width: 32])

Lo Address	Hi Address	Instance	Component
remappable	remappable	clcd	LcdPL110
remappable	remappable	faxi1	trap
remappable	remappable	gpio0	trap
remappable	remappable	lcd1	LcdPL110
remappable	remappable	saxi1	trap
remappable	remappable	sbpci0	trap
remappable	remappable	scc1	trap
0x10006000	0x10006FFF	kb1	KbPL050

Table 12. Bridged Memory Map ('cpu' / 'ms1NS' / 'pBus' [width: 32])

Lo Address	Hi Address	Instance	Component
remappable	remappable	clcd	LcdPL110
remappable	remappable	faxi1	trap
remappable	remappable	gpio0	trap
remappable	remappable	lcd1	LcdPL110
remappable	remappable	saxi1	trap
remappable	remappable	sbpci0	trap
remappable	remappable	scc1	trap
0x10007000	0x10007FFF	ms1	KbPL050

Table 13. Bridged Memory Map ('cpu' / 'uart0NS' / 'pBus' [width: 32])

Lo Address Hi Address Instance Component	
--	--

remappable	remappable	clcd	LcdPL110
remappable	remappable	faxi1	trap
remappable	remappable	gpio0	trap
remappable	remappable	lcd1	LcdPL110
remappable	remappable	saxi1	trap
remappable	remappable	sbpci0	trap
remappable	remappable	scc1	trap
0x10009000	0x10009FFF	uart0	UartPL011

Table 14. Bridged Memory Map ('cpu' / 'uart1NS' / 'pBus' [width: 32])

Lo Address	Hi Address	Instance	Component
remappable	remappable	clcd	LcdPL110
remappable	remappable	faxi1	trap
remappable	remappable	gpio0	trap
remappable	remappable	lcd1	LcdPL110
remappable	remappable	saxi1	trap
remappable	remappable	sbpci0	trap
remappable	remappable	scc1	trap
0x1000A000	0x1000AFFF	uart1	UartPL011

Table 15. Bridged Memory Map ('cpu' / 'uart2NS' / 'pBus' [width: 32])

Lo Address	Hi Address	Instance	Component
remappable	remappable	clcd	LcdPL110
remappable	remappable	faxi1	trap
remappable	remappable	gpio0	trap
remappable	remappable	lcd1	LcdPL110
remappable	remappable	saxi1	trap
remappable	remappable	sbpci0	trap
remappable	remappable	scc1	trap
0x1000B000	0x1000BFFF	uart2	UartPL011

Table 16. Bridged Memory Map ('cpu' / 'uart3NS' / 'pBus' [width: 32])

Lo Address	Hi Address	Instance	Component
remappable	remappable	clcd	LcdPL110
remappable	remappable	faxi1	trap
remappable	remappable	gpio0	trap
remappable	remappable	lcd1	LcdPL110
remappable	remappable	saxi1	trap
remappable	remappable	sbpci0	trap
remappable	remappable	scc1	trap
0x1000C000	0x1000CFFF	uart3	UartPL011

Table 17. Bridged Memory Map ('cpu'/'wdt1NS'/'pBus' [width: 32])

Lo Address Instance Component	
-------------------------------	--

remappable	remappable	clcd	LcdPL110
remappable	remappable	faxi1	trap
remappable	remappable	gpio0	trap
remappable	remappable	lcd1	LcdPL110
remappable	remappable	saxi1	trap
remappable	remappable	sbpci0	trap
remappable	remappable	scc1	trap
0x1000F000	0x1000FFFF	wdt1	WdtSP805

Table 18. Bridged Memory Map ('cpu' / 'timer01NS' / 'pBus' [width: 32])

Lo Address	Hi Address	Instance	Component
remappable	remappable	clcd	LcdPL110
remappable	remappable	faxi1	trap
remappable	remappable	gpio0	trap
remappable	remappable	lcd1	LcdPL110
remappable	remappable	saxi1	trap
remappable	remappable	sbpci0	trap
remappable	remappable	scc1	trap
0x10011000	0x10011FFF	timer01	TimerSP804

Table 19. Bridged Memory Map ('cpu' / 'timer02NS' / 'pBus' [width: 32])

Lo Address	Hi Address	Instance	Component
remappable	remappable	clcd	LcdPL110
remappable	remappable	faxi1	trap
remappable	remappable	gpio0	trap
remappable	remappable	lcd1	LcdPL110
remappable	remappable	saxi1	trap
remappable	remappable	sbpci0	trap
remappable	remappable	scc1	trap
0x10012000	0x10012FFF	timer23	TimerSP804

Table 20. Bridged Memory Map ('cpu' / 'dvi1NS' / 'pBus' [width: 32])

Lo Address	Hi Address	Instance	Component
remappable	remappable	clcd	LcdPL110
remappable	remappable	faxi1	trap
remappable	remappable	gpio0	trap
remappable	remappable	lcd1	LcdPL110
remappable	remappable	saxi1	trap
remappable	remappable	sbpci0	trap
remappable	remappable	scc1	trap
0x10016000	0x10016FFF	dvi1	SerBusDviRegs

Table 21. Bridged Memory Map ('cpu' / 'rtc1NS' / 'pBus' [width: 32])

Lo Address Instance Component	
-------------------------------	--

remappable	remappable	clcd	LcdPL110
remappable	remappable	faxi1	trap
remappable	remappable	gpio0	trap
remappable	remappable	lcd1	LcdPL110
remappable	remappable	saxi1	trap
remappable	remappable	sbpci0	trap
remappable	remappable	scc1	trap
0x10017000	0x10017FFF	rtc1	RtcPL031

Table 22. Bridged Memory Map ('cpu' / 'cf1NS' / 'pBus' [width: 32])

Lo Address	Hi Address	Instance	Component
remappable	remappable	clcd	LcdPL110
remappable	remappable	faxi1	trap
remappable	remappable	gpio0	trap
remappable	remappable	lcd1	LcdPL110
remappable	remappable	saxi1	trap
remappable	remappable	sbpci0	trap
remappable	remappable	scc1	trap
0x1001A000	0x1001AFFF	cf1	CompactFlashRegs

Table 23. Bridged Memory Map ('cpu' / 'lcd2NS' / 'pBus' [width: 32])

Lo Address	Hi Address	Instance	Component
remappable	remappable	clcd	LcdPL110
remappable	remappable	faxi1	trap
remappable	remappable	gpio0	trap
remappable	remappable	lcd1	LcdPL110
remappable	remappable	saxi1	trap
remappable	remappable	sbpci0	trap
remappable	remappable	scc1	trap
0x1001F000	0x1001FFFF	clcd	LcdPL110

Table 24. Bridged Memory Map ('cpu' / 'l2regsNS' / 'pBus' [width: 32])

Lo Address	Hi Address	Instance	Component
remappable	remappable	clcd	LcdPL110
remappable	remappable	faxi1	trap
remappable	remappable	gpio0	trap
remappable	remappable	lcd1	LcdPL110
remappable	remappable	saxi1	trap
remappable	remappable	sbpci0	trap
remappable	remappable	scc1	trap
0x1E00A000	0x1E00AFFF	12regs	L2CachePL310

Table 25. Bridged Memory Map ('cpu' / 'nor0NS' / 'pBus' [width: 32])

Lo Address Instance Component	
-------------------------------	--

remappable	remappable	clcd	LcdPL110
remappable	remappable	faxi1	trap
remappable	remappable	gpio0	trap
remappable	remappable	lcd1	LcdPL110
remappable	remappable	saxi1	trap
remappable	remappable	sbpci0	trap
remappable	remappable	scc1	trap
0x40000000	0x43FFFFFF	nor0	NorFlash48F4400

Table 26. Bridged Memory Map ('cpu' / 'nor1NS' / 'pBus' [width: 32])

Lo Address	Hi Address	Instance	Component
remappable	remappable	clcd	LcdPL110
remappable	remappable	faxi1	trap
remappable	remappable	gpio0	trap
remappable	remappable	lcd1	LcdPL110
remappable	remappable	saxi1	trap
remappable	remappable	sbpci0	trap
remappable	remappable	scc1	trap
0x44000000	0x47FFFFFF	nor1	NorFlash48F4400

Table 27. Bridged Memory Map ('cpu' / 'sram1NS' / 'pBus' [width: 32])

Lo Address	Hi Address	Instance	Component
remappable	remappable	clcd	LcdPL110
remappable	remappable	faxi1	trap
remappable	remappable	gpio0	trap
remappable	remappable	lcd1	LcdPL110
remappable	remappable	saxi1	trap
remappable	remappable	sbpci0	trap
remappable	remappable	scc1	trap
0x48000000	0x4BFFFFFF	sram1	ram

Table 28. Bridged Memory Map ('cpu' / 'vram1NS' / 'pBus' [width: 32])

Lo Address	Hi Address	Instance	Component
remappable	remappable	clcd	LcdPL110
remappable	remappable	faxi1	trap
remappable	remappable	gpio0	trap
remappable	remappable	lcd1	LcdPL110
remappable	remappable	saxi1	trap
remappable	remappable	sbpci0	trap
remappable	remappable	scc1	trap
0x4C000000	0x4C7FFFFF	vram1	ram

Table 29. Bridged Memory Map ('cpu' / 'eth0NS' / 'pBus' [width: 32])

Lo Address Hi Address	Instance	Component
-----------------------	----------	-----------

remappable	remappable	clcd	LcdPL110
remappable	remappable	faxi1	trap
remappable	remappable	gpio0	trap
remappable	remappable	lcd1	LcdPL110
remappable	remappable	saxi1	trap
remappable	remappable	sbpci0	trap
remappable	remappable	scc1	trap
0x4E000000	0x4E000FFF	eth0	LAN9118

Table 30. Bridged Memory Map ('cpu' / 'usb0NS' / 'pBus' [width: 32])

Lo Address	Hi Address	Instance	Component
remappable	remappable	clcd	LcdPL110
remappable	remappable	faxi1	trap
remappable	remappable	gpio0	trap
remappable	remappable	lcd1	LcdPL110
remappable	remappable	saxi1	trap
remappable	remappable	sbpci0	trap
remappable	remappable	scc1	trap
0x4F000000	0x4F00FFFF	usb0	ISP1761

Table 31. Bridged Memory Map ('cpu' / 'ddr2ramNS' / 'pBus' [width: 32])

Lo Address	Hi Address	Instance	Component
remappable	remappable	clcd	LcdPL110
remappable	remappable	faxi1	trap
remappable	remappable	gpio0	trap
remappable	remappable	lcd1	LcdPL110
remappable	remappable	saxi1	trap
remappable	remappable	sbpci0	trap
remappable	remappable	scc1	trap
0x60000000	0x9FFFFFF	ddr2RamBridge	bridge

2.4 Net Connections to processor: 'cpu'

Table 32. Processor Net Connections ('cpu')

Net Port	Net	Instance	Component
SPI34	ir2	timer01	TimerSP804
SPI35	ir3	timer23	TimerSP804
SPI36	ir4	rtc1	RtcPL031
SPI37	ir5	uart0	UartPL011
SPI38	ir6	uart1	UartPL011
SPI39	ir7	uart2	UartPL011
SPI40	ir8	uart3	UartPL011
SPI41	ir9	mmc1	MmciPL181
SPI42	ir10	mmc1	MmciPL181
SPI44	ir12	kb1	KbPL050

SPI45	ir13	ms1	KbPL050
SPI46	ir14	clcd	LcdPL110
SPI47	ir15	eth0	LAN9118
SPI48	ir16	usb0	ISP1761
SPI76	ir44	lcd1	LcdPL110
SPI80	ir48	timer45	TimerSP804

3.0 Peripheral Instances

3.1 Peripheral [arm.ovpworld.org/peripheral/VexpressSysRegs/1.0] instance: sysRegs

3.1.1 Description

ARM Versatile Express System Registers

3.1.2 Limitations

Only select registers are modeled. See user.c for details.

3.1.3 Reference

ARM Motherboard Express ATX V2M-P1 Technical Reference Manual(ARM DUI 0447G), Section 4.3 Register Summary

3.1.4 Licensing

Open Source Apache 2.0

Table 33. Configuration options (attributes) set for instance 'sysRegs'

Attribute	Value	Туре	Expression
SYS_PROCID0	0x0c000191	uns32	

3.2 Peripheral [arm.ovpworld.org/peripheral/SysCtrlSP810/1.0] instance: sysCtrl

3.2.1 Description

ARM SP810 System Control Registers

3.2.2 Limitations

Programmers View, register model only. Does NOT model functionality, just provides registers to allow code to run.

3.2.3 Reference

ARM PrimeCell System Controller (SP810) Technical Reference Manual (ARM DDI 0254)

3.2.4 Licensing

Open Source Apache 2.0

Copyright (c) 2021 Imperas Software Limited www.imperas.com

There are no configuration options set for this peripheral instance.

3.3 Peripheral [ovpworld.org/peripheral/trap/1.0] instance: sbpci0

3.3.1 Description

Open a port and allocate a region that is defined by parameters.

The region can be configured to act as standard memory or can report read/write accesses.

3.3.2 Licensing

Open Source Apache 2.0

3.3.3 Limitations

This peripheral cannot be used in a hardware description used to generate a TLM platform.

3.3.4 Reference

This is not based upon the operation of a real device but is intended to be used for bring up and development of new virtual platforms.

Table 34. Configuration options (attributes) set for instance 'sbpci0'

Attribute	Value	Туре	Expression
portAddress	0x10002000	uns32	

3.4 Peripheral [arm.ovpworld.org/peripheral/AaciPL041/1.0] instance: aac1

3.4.1 Description

ARM PL041 PrimeCell Advanced Audio CODEC Interface Registers

3.4.2 Limitations

Programmers View, register model only. Does NOT model functionality, just provides registers to allow code to run.

3.4.3 Reference

ARM PrimeCell Advanced Audio CODEC Interface (PL041) Technical Reference Manual (ARM DDI 0173)

3.4.4 Licensing

Open Source Apache 2.0

There are no configuration options set for this peripheral instance.

OVP License. Release 20210408.0

3.5 Peripheral [arm.ovpworld.org/peripheral/MmciPL181/1.0] instance: mmc1

3.5.1 Description

Copyright (c) 2021 Imperas Software Limited www.imperas.com

Page 22 of 50

ARM PrimeCell Multimedia Card Interface (MMCI)

3.5.2 Limitations

None

3.5.3 Licensing

Open Source Apache 2.0

3.5.4 Reference

ARM PrimeCell Multimedia Card Interface (Pl180) Technical Reference Manual (ARM DDI 0172)

There are no configuration options set for this peripheral instance.

3.6 Peripheral [arm.ovpworld.org/peripheral/KbPL050/1.0] instance: kb1

3.6.1 Description

ARM PL050 PS2 Keyboard or mouse controller

3.6.2 Limitations

None

3.6.3 Reference

ARM PrimeCell PS2 Keyboard/Mouse Interface (PL050) Technical Reference Manual (ARM DDI 0143)

3.6.4 Licensing

Open Source Apache 2.0

Table 35. Configuration options (attributes) set for instance 'kb1'

Attribute	Value	Туре	Expression
isKeyboard	1	bool	
grabDisable	1	bool	

3.7 Peripheral [arm.ovpworld.org/peripheral/KbPL050/1.0] instance: ms1

3.7.1 Description

ARM PL050 PS2 Keyboard or mouse controller

3.7.2 Limitations

None

3.7.3 Reference

ARM PrimeCell PS2 Keyboard/Mouse Interface (PL050) Technical Reference Manual (ARM DDI 0143)

Copyright (c) 2021 Imperas Software Limited www.imperas.com

3.7.4 Licensing

Open Source Apache 2.0

Table 36. Configuration options (attributes) set for instance 'ms1'

Attribute	Value	Туре	Expression
isMouse	1	bool	
grabDisable	1	bool	

3.8 Peripheral [arm.ovpworld.org/peripheral/UartPL011/1.0] instance: uart0

3.8.1 Description

ARM PL011 UART

3.8.2 Limitations

This is not a complete model of the PL011. There is no modeling of physical aspects of the UART, such as baud rates etc.

3.8.3 Reference

ARM PrimeCell UART (PL011) Technical Reference Manual (ARM DDI 0183)

3.8.4 Licensing

Open Source Apache 2.0

Table 37. Configuration options (attributes) set for instance 'uart0'

Attribute	Value	Туре	Expression
variant	ARM	enum	
outfile	uart0.log	string	
finishOnDisconnect	1	bool	

3.9 Peripheral [arm.ovpworld.org/peripheral/UartPL011/1.0] instance: uart1

3.9.1 Description

ARM PL011 UART

3.9.2 Limitations

This is not a complete model of the PL011. There is no modeling of physical aspects of the UART, such as baud rates etc.

3.9.3 Reference

ARM PrimeCell UART (PL011) Technical Reference Manual (ARM DDI 0183)

3.9.4 Licensing

Copyright (c) 2021 Imperas Software Limited www.imperas.com

Open Source Apache 2.0

Table 38. Configuration options (attributes) set for instance 'uart1'

Attribute	Value	Туре	Expression
variant	ARM	enum	
outfile	uart1.log	string	

3.10 Peripheral [arm.ovpworld.org/peripheral/UartPL011/1.0] instance: uart2

3.10.1 Description

ARM PL011 UART

3.10.2 Limitations

This is not a complete model of the PL011. There is no modeling of physical aspects of the UART, such as baud rates etc.

3.10.3 Reference

ARM PrimeCell UART (PL011) Technical Reference Manual (ARM DDI 0183)

3.10.4 Licensing

Open Source Apache 2.0

Table 39. Configuration options (attributes) set for instance 'uart2'

Attribute	Value	Туре	Expression
variant	ARM	enum	

3.11 Peripheral [arm.ovpworld.org/peripheral/UartPL011/1.0] instance: uart3

3.11.1 Description

ARM PL011 UART

3.11.2 Limitations

This is not a complete model of the PL011. There is no modeling of physical aspects of the UART, such as baud rates etc.

3.11.3 Reference

ARM PrimeCell UART (PL011) Technical Reference Manual (ARM DDI 0183)

3.11.4 Licensing

Open Source Apache 2.0

Table 40. Configuration options (attributes) set for instance 'uart3'

Copyright (c) 2021 Imperas Software Limited www.imperas.com

Attribute	Value	Туре	Expression
variant	ARM	enum	

3.12 Peripheral [arm.ovpworld.org/peripheral/WdtSP805/1.0] instance: wdt1

3.12.1 Description

ARM SP805 Watchdog Registers.

3.12.2 Limitations

Does NOT model watchdog functionality, just provides registers to allow code to run.

3.12.3 Reference

ARM Watchdog Module (SP805) Technical Reference Manual (ARM DDI 0270)

3.12.4 Licensing

Open Source Apache 2.0

There are no configuration options set for this peripheral instance.

3.13 Peripheral [arm.ovpworld.org/peripheral/TimerSP804/1.0] instance: timer01

3.13.1 Description

Timer SP804 Module

3.13.2 Licensing

Open Source Apache 2.0

3.13.3 Limitations

none

3.13.4 Reference

ARM Dual-Timer Module (SP804) Technical Reference Manual (ARM DDI 0271)

There are no configuration options set for this peripheral instance.

3.14 Peripheral [arm.ovpworld.org/peripheral/TimerSP804/1.0] instance: timer23

3.14.1 Description

Timer SP804 Module

3.14.2 Licensing

Open Source Apache 2.0

3.14.3 Limitations

Copyright (c) 2021 Imperas Software Limited OVP License. Release 20210408.0

none

3.14.4 Reference

ARM Dual-Timer Module (SP804) Technical Reference Manual (ARM DDI 0271)

There are no configuration options set for this peripheral instance.

3.15 Peripheral [arm.ovpworld.org/peripheral/SerBusDviRegs/1.0] instance: dvi1

3.15.1 Description

Versatile Express Serial Bus DVI Registers

3.15.2 Licensing

Open Source Apache 2.0

3.15.3 Limitations

Programmers View, register model only. Does NOT model functionality, just provides registers to allow code to run.

3.15.4 Reference

ARM Motherboard Express ATX V2M-P1 Technical Reference Manual(ARM DUI 0447G), Section 4.5.8 Two-wire serial bus interface, SBCon

There are no configuration options set for this peripheral instance.

3.16 Peripheral [arm.ovpworld.org/peripheral/RtcPL031/1.0] instance: rtc1

3.16.1 Description

ARM PL031 Real Time Clock (RTC)

3.16.2 Limitations

none

3.16.3 Reference

ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual (ARM DDI 0224)

3.16.4 Licensing

Open Source Apache 2.0

There are no configuration options set for this peripheral instance.

3.17 Peripheral [arm.ovpworld.org/peripheral/CompactFlashRegs/1.0] instance: cf1

3.17.1 Description

ARM Versatile Express Compact Flash Interface Registers

3.17.2 Limitations

Programmers View, register model only. Does NOT model functionality, just provides registers to allow code to run.

3.17.3 Reference

ARM Motherboard Express uATX (V2M-P1) Technical Reference Manual (ARM DDI 0447)

3.17.4 Licensing

Open Source Apache 2.0

There are no configuration options set for this peripheral instance.

3.18 Peripheral [arm.ovpworld.org/peripheral/LcdPL110/1.0] instance: clcd

3.18.1 Description

ARM PL110 LCD Controller

3.18.2 Limitations

The VGA display refresh is not optimised resulting in the VGA peripheral causing a limit on the maximum performance of a platform it contains to be around 300 MIPS (actual dependent upon refresh rate of LCD). The LCD peripheral utilises memory watchpoints to optimise display refresh. This requires the use of ICM memory for the frame buffers, which currently may stop its use in SystemC TLM2 platforms. Interrupts are not supported

3.18.3 Reference

ARM PrimeCell Color LCD Controller (PL111) Technical Reference Manual (ARM DDI 0293)

3.18.4 Licensing

Open Source Apache 2.0

Table 41. Configuration options (attributes) set for instance 'clcd'

Attribute	Value	Туре	Expression
resolution	xga	enum	
noGraphics	1	bool	

3.19 Peripheral [arm.ovpworld.org/peripheral/LcdPL110/1.0] instance: lcd1

3.19.1 Description

ARM PL110 LCD Controller

Copyright (c) 2021 Imperas Software Limited www.imperas.com

OVP License. Release 20210408.0 Page 28 of 50

3.19.2 Limitations

The VGA display refresh is not optimised resulting in the VGA peripheral causing a limit on the maximum performance of a platform it contains to be around 300 MIPS (actual dependent upon refresh rate of LCD). The LCD peripheral utilises memory watchpoints to optimise display refresh. This requires the use of ICM memory for the frame buffers, which currently may stop its use in SystemC TLM2 platforms. Interrupts are not supported

3.19.3 Reference

ARM PrimeCell Color LCD Controller (PL111) Technical Reference Manual (ARM DDI 0293)

3.19.4 Licensing

Open Source Apache 2.0

Table 42. Configuration options (attributes) set for instance 'lcd1'

Attribute	Value	Туре	Expression
resolution	xga	enum	

3.20 Peripheral [ovpworld.org/peripheral/DynamicBridge/1.0] instance: lcd1NS

3.20.1 Description

DynamicBridge - Dynamically enable/disable a bus bridge from the input slave port to the output master port. The bridge is enabled when the input net is high, disabled when it is low. The size of the port is defined with the portSize parameter. The address on the input slave port is defined by the spLoAddress parameter. The address on the output master port is defined by the mpLoAddress parameter. All three parameters must be specified. The input and output ports may be connected to the same bus.

3.20.2 Licensing

Open Source Apache 2.0

3.20.3 Limitations

The range of the input slave port must not conflict with any exiting port connected to the bus. The output bus width is hard coded to be 32 bits.

3.20.4 Reference

This is not based upon the operation of a real device

Table 43. Configuration options (attributes) set for instance 'lcd1NS'

Attribute	Value	Туре	Expression
mpLoAddress	0x10020000	uns64	
spLoAddress	1099780194304	uns64	
portSize	0x1000	uns64	

Copyright (c) 2021 Imperas Software Limited

3.21 Peripheral [arm.ovpworld.org/peripheral/DMemCtrlPL341/1.0] instance: dmc1

3.21.1 Description

ARM PL341 Dynamic Memory Controller Registers

3.21.2 Limitations

Programmers View, register model only. Does NOT model functionality, just provides registers to allow code to run.

3.21.3 Reference

ARM CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual (ARM DDI 0418)

3.21.4 Licensing

Open Source Apache 2.0

There are no configuration options set for this peripheral instance.

3.22 Peripheral [ovpworld.org/peripheral/DynamicBridge/1.0] instance: dmc1NS

3.22.1 Description

DynamicBridge - Dynamically enable/disable a bus bridge from the input slave port to the output master port. The bridge is enabled when the input net is high, disabled when it is low. The size of the port is defined with the portSize parameter. The address on the input slave port is defined by the spLoAddress parameter. The address on the output master port is defined by the mpLoAddress parameter. All three parameters must be specified. The input and output ports may be connected to the same bus.

3.22.2 Licensing

Open Source Apache 2.0

3.22.3 Limitations

The range of the input slave port must not conflict with any exiting port connected to the bus. The output bus width is hard coded to be 32 bits.

3.22.4 Reference

This is not based upon the operation of a real device

Table 44. Configuration options (attributes) set for instance 'dmc1NS'

Attribute	Value	Туре	Expression
mpLoAddress	0x100e0000	uns64	
spLoAddress	1099780980736	uns64	
portSize	0x1000	uns64	

Copyright (c) 2021 Imperas Software Limited OVP License. Release 20210408.0

3.23 Peripheral [arm.ovpworld.org/peripheral/SMemCtrlPL354/1.0] instance: smc1

3.23.1 Description

PL354 Static Memory Controller

3.23.2 Limitations

Programmers View, register model only. Does NOT model functionality, just provides registers to allow code to run.

3.23.3 Reference

ARM PrimeCell Static Memory Controller (PL350 series) Technical Reference Manual (ARM DDI 0380)

3.23.4 Licensing

Open Source Apache 2.0

There are no configuration options set for this peripheral instance.

3.24 Peripheral [ovpworld.org/peripheral/DynamicBridge/1.0] instance: smc1NS

3.24.1 Description

DynamicBridge - Dynamically enable/disable a bus bridge from the input slave port to the output master port. The bridge is enabled when the input net is high, disabled when it is low. The size of the port is defined with the portSize parameter. The address on the input slave port is defined by the spLoAddress parameter. The address on the output master port is defined by the mpLoAddress parameter. All three parameters must be specified. The input and output ports may be connected to the same bus.

3.24.2 Licensing

Open Source Apache 2.0

3.24.3 Limitations

The range of the input slave port must not conflict with any exiting port connected to the bus. The output bus width is hard coded to be 32 bits.

3.24.4 Reference

This is not based upon the operation of a real device

Table 45. Configuration options (attributes) set for instance 'smc1NS'

Attribute	Value	Туре	Expression
mpLoAddress	0x100e1000	uns64	
spLoAddress	1099780984832	uns64	
portSize	0x1000	uns64	

3.25 Peripheral [ovpworld.org/peripheral/trap/1.0] instance: scc1

Copyright (c) 2021 Imperas Software Limited www.imperas.com

OVP License. Release 20210408.0 Page 31 of 50

3.25.1 Description

Open a port and allocate a region that is defined by parameters.

The region can be configured to act as standard memory or can report read/write accesses.

3.25.2 Licensing

Open Source Apache 2.0

3.25.3 Limitations

This peripheral cannot be used in a hardware description used to generate a TLM platform.

3.25.4 Reference

This is not based upon the operation of a real device but is intended to be used for bring up and development of new virtual platforms.

Table 46. Configuration options (attributes) set for instance 'scc1'

Attribute	Value	Туре	Expression
portAddress	0x100e2000	uns32	

3.26 Peripheral [ovpworld.org/peripheral/DynamicBridge/1.0] instance: scc1NS

3.26.1 Description

DynamicBridge - Dynamically enable/disable a bus bridge from the input slave port to the output master port. The bridge is enabled when the input net is high, disabled when it is low. The size of the port is defined with the portSize parameter. The address on the input slave port is defined by the spLoAddress parameter. The address on the output master port is defined by the mpLoAddress parameter. All three parameters must be specified. The input and output ports may be connected to the same bus.

3.26.2 Licensing

Open Source Apache 2.0

3.26.3 Limitations

The range of the input slave port must not conflict with any exiting port connected to the bus. The output bus width is hard coded to be 32 bits.

3.26.4 Reference

This is not based upon the operation of a real device

Table 47. Configuration options (attributes) set for instance 'scc1NS'

Attribute	Value	Туре	Expression
mpLoAddress	0x100e2000	uns64	
spLoAddress	1099780988928	uns64	
portSize	0x1000	uns64	

Copyright (c) 2021 Imperas Software Limited

3.27 Peripheral [arm.ovpworld.org/peripheral/TimerSP804/1.0] instance: timer45

3.27.1 Description

Timer SP804 Module

3.27.2 Licensing

Open Source Apache 2.0

3.27.3 Limitations

none

3.27.4 Reference

ARM Dual-Timer Module (SP804) Technical Reference Manual (ARM DDI 0271)

There are no configuration options set for this peripheral instance.

3.28 Peripheral [ovpworld.org/peripheral/DynamicBridge/1.0] instance: timer45NS

3.28.1 Description

DynamicBridge - Dynamically enable/disable a bus bridge from the input slave port to the output master port. The bridge is enabled when the input net is high, disabled when it is low. The size of the port is defined with the portSize parameter. The address on the input slave port is defined by the spLoAddress parameter. The address on the output master port is defined by the mpLoAddress parameter. All three parameters must be specified. The input and output ports may be connected to the same bus.

3.28.2 Licensing

Open Source Apache 2.0

3.28.3 Limitations

The range of the input slave port must not conflict with any exiting port connected to the bus. The output bus width is hard coded to be 32 bits.

3.28.4 Reference

This is not based upon the operation of a real device

Table 48. Configuration options (attributes) set for instance 'timer45NS'

Attribute	Value	Туре	Expression
mpLoAddress	0x100e4000	uns64	
spLoAddress	1099780997120	uns64	
portSize	0x1000	uns64	

3.29 Peripheral [arm.ovpworld.org/peripheral/WdtSP805/1.0] instance: wdt2

Copyright (c) 2021 Imperas Software Limited www.imperas.com

OVP License. Release 20210408.0 Page 33 of 50

3.29.1 Description

ARM SP805 Watchdog Registers.

3.29.2 Limitations

Does NOT model watchdog functionality, just provides registers to allow code to run.

3.29.3 Reference

ARM Watchdog Module (SP805) Technical Reference Manual (ARM DDI 0270)

3.29.4 Licensing

Open Source Apache 2.0

There are no configuration options set for this peripheral instance.

3.30 Peripheral [ovpworld.org/peripheral/DynamicBridge/1.0] instance: wdt2NS

3.30.1 Description

DynamicBridge - Dynamically enable/disable a bus bridge from the input slave port to the output master port. The bridge is enabled when the input net is high, disabled when it is low. The size of the port is defined with the portSize parameter. The address on the input slave port is defined by the spLoAddress parameter. The address on the output master port is defined by the mpLoAddress parameter. All three parameters must be specified. The input and output ports may be connected to the same bus.

3.30.2 Licensing

Open Source Apache 2.0

3.30.3 Limitations

The range of the input slave port must not conflict with any exiting port connected to the bus. The output bus width is hard coded to be 32 bits.

3.30.4 Reference

This is not based upon the operation of a real device

Table 49. Configuration options (attributes) set for instance 'wdt2NS'

Attribute	Value	Туре	Expression
mpLoAddress	0x100e5000	uns64	
spLoAddress	1099781001216	uns64	
portSize	0x1000	uns64	

3.31 Peripheral [arm.ovpworld.org/peripheral/TzpcBP147/1.0] instance: tzpc

3.31.1 Description

ARM BP147 TrustZone Protection Controller.

Copyright (c) 2021 Imperas Software Limited www.imperas.com Page 34 of 50

There are 24 output net ports (TZPCDECPROT0_0 thru TZPCDECPROT2_7) corresponding to the 24 enables defined as 3 banks of 8 enables.

Each net port may be used to drive a net connected to a peripheral such as the DynamicBridge which can enable/disable a BusBridge mapping under control of an input net.

3.31.2 Limitations

none

3.31.3 Licensing

Open Source Apache 2.0

3.31.4 Reference

ARM PrimeCell Infrastructure AMBA3 TrustZone Protection Controller (BP147) Technical Overview (ARM DTO 0015)

There are no configuration options set for this peripheral instance.

3.32 Peripheral [ovpworld.org/peripheral/trap/1.0] instance: gpio0

3.32.1 Description

Open a port and allocate a region that is defined by parameters.

The region can be configured to act as standard memory or can report read/write accesses.

3.32.2 Licensing

Open Source Apache 2.0

3.32.3 Limitations

This peripheral cannot be used in a hardware description used to generate a TLM platform.

3.32.4 Reference

This is not based upon the operation of a real device but is intended to be used for bring up and development of new virtual platforms.

Table 50. Configuration options (attributes) set for instance 'gpio0'

Attribute	Value	Туре	Expression
portAddress	0x100e8000	uns32	

3.33 Peripheral [ovpworld.org/peripheral/trap/1.0] instance: faxi1

3.33.1 Description

Open a port and allocate a region that is defined by parameters.

The region can be configured to act as standard memory or can report read/write accesses.

Copyright (c) 2021 Imperas Software Limited www.imperas.com

3.33.2 Licensing

Open Source Apache 2.0

3.33.3 Limitations

This peripheral cannot be used in a hardware description used to generate a TLM platform.

3.33.4 Reference

This is not based upon the operation of a real device but is intended to be used for bring up and development of new virtual platforms.

Table 51. Configuration options (attributes) set for instance 'faxi1'

Attribute	Value	Туре	Expression
portAddress	0x100e9000	uns32	

3.34 Peripheral [ovpworld.org/peripheral/DynamicBridge/1.0] instance: faxi1NS

3.34.1 Description

DynamicBridge - Dynamically enable/disable a bus bridge from the input slave port to the output master port. The bridge is enabled when the input net is high, disabled when it is low. The size of the port is defined with the portSize parameter. The address on the input slave port is defined by the spLoAddress parameter. The address on the output master port is defined by the mpLoAddress parameter. All three parameters must be specified. The input and output ports may be connected to the same bus.

3.34.2 Licensing

Open Source Apache 2.0

3.34.3 Limitations

The range of the input slave port must not conflict with any exiting port connected to the bus. The output bus width is hard coded to be 32 bits.

3.34.4 Reference

This is not based upon the operation of a real device

Table 52. Configuration options (attributes) set for instance 'faxi1NS'

Attribute	Value	Туре	Expression
mpLoAddress	0x100e9000	uns64	
spLoAddress	1099781017600	uns64	
portSize	0x1000	uns64	

3.35 Peripheral [ovpworld.org/peripheral/trap/1.0] instance: saxi1

3.35.1 Description

Copyright (c) 2021 Imperas Software Limited www.imperas.com

OVP License. Release 20210408.0 Page 36 of 50

Open a port and allocate a region that is defined by parameters.

The region can be configured to act as standard memory or can report read/write accesses.

3.35.2 Licensing

Open Source Apache 2.0

3.35.3 Limitations

This peripheral cannot be used in a hardware description used to generate a TLM platform.

3.35.4 Reference

This is not based upon the operation of a real device but is intended to be used for bring up and development of new virtual platforms.

Table 53. Configuration options (attributes) set for instance 'saxi1'

Attribute	Value	Туре	Expression
portAddress	0x100ea000	uns32	

3.36 Peripheral [ovpworld.org/peripheral/DynamicBridge/1.0] instance: saxi1NS

3.36.1 Description

DynamicBridge - Dynamically enable/disable a bus bridge from the input slave port to the output master port. The bridge is enabled when the input net is high, disabled when it is low. The size of the port is defined with the portSize parameter. The address on the input slave port is defined by the spLoAddress parameter. The address on the output master port is defined by the mpLoAddress parameter. All three parameters must be specified. The input and output ports may be connected to the same bus.

3.36.2 Licensing

Open Source Apache 2.0

3.36.3 Limitations

The range of the input slave port must not conflict with any exiting port connected to the bus. The output bus width is hard coded to be 32 bits.

3.36.4 Reference

This is not based upon the operation of a real device

Table 54. Configuration options (attributes) set for instance 'saxi1NS'

Attribute	Value	Туре	Expression
mpLoAddress	0x100ea000	uns64	
spLoAddress	1099781021696	uns64	
portSize	0x1000	uns64	

Copyright (c) 2021 Imperas Software Limited

OVP License. Release 20210408.0

3.37 Peripheral [arm.ovpworld.org/peripheral/L2CachePL310/1.0] instance: l2regs

3.37.1 Description

ARM PL310 L2 Cache Control Registers

3.37.2 Licensing

Open Source Apache 2.0

3.37.3 Limitations

Programmers View, register model only. Does NOT model functionality, just provides registers to allow code to run.

3.37.4 Reference

ARM PrimeCell Level 2 Cache Controller (PL310) Technical Reference Manual (ARM DDI 0246)

There are no configuration options set for this peripheral instance.

3.38 Peripheral [intel.ovpworld.org/peripheral/NorFlash48F4400/1.0] instance: nor0

3.38.1 Description

Intel StrataFlash P30 Memory: 64MB (512-Mbit), 2x16, Top configuration.

Organized in a 2x16 configuration (2 16 bit wide data chips, requiring commands to be repeated in data bits 0:15 and 16:31).

Top configuration (last 4 blocks are 64KB parameter blocks).

3.38.2 Limitations

No flash program timing is modeled, all operations including erase take effect immediately, and suspend commands are NOPs.

Block Locking, Lock-down and OTP (One-Time Programmable) features are not modeled (Blocks are always reported to be unlocked).

Burst-Mode reads and the Read Configuration register are not modeled.

Buffered writes are written immediately, not held until confirm command is issued.

3.38.3 Licensing

Open Source Apache 2.0

3.38.4 Reference

Intel Nor Flash Datasheet as used on Xilinx ML505 board:

http://www.xilinx.com/products/boards/ml505/datasheets/30666604.pdf

There are no configuration options set for this peripheral instance.

3.39 Peripheral [intel.ovpworld.org/peripheral/NorFlash48F4400/1.0] instance: nor1

Copyright (c) 2021 Imperas Software Limited www OVP License. Release 20210408.0

3.39.1 Description

Intel StrataFlash P30 Memory: 64MB (512-Mbit), 2x16, Top configuration.

Organized in a 2x16 configuration (2 16 bit wide data chips, requiring commands to be repeated in data bits 0:15 and 16:31).

Top configuration (last 4 blocks are 64KB parameter blocks).

3.39.2 Limitations

No flash program timing is modeled, all operations including erase take effect immediately, and suspend commands are NOPs.

Block Locking, Lock-down and OTP (One-Time Programmable) features are not modeled (Blocks are always reported to be unlocked).

Burst-Mode reads and the Read Configuration register are not modeled.

Buffered writes are written immediately, not held until confirm command is issued.

3.39.3 Licensing

Open Source Apache 2.0

3.39.4 Reference

Intel Nor Flash Datasheet as used on Xilinx ML505 board:

http://www.xilinx.com/products/boards/ml505/datasheets/30666604.pdf

There are no configuration options set for this peripheral instance.

3.40 Peripheral [smsc.ovpworld.org/peripheral/LAN9118/1.0] instance: eth0

3.40.1 Description

Fully functional Model of SMSC LAN9118 for Arm Versatile Express platforms. For full details please consult README-EMAC.txt

3.40.2 Licensing

Open Source Apache 2.0

3.40.3 Limitations

See README-EMAC.txt

3.40.4 Reference

SMSC LAN9118 High Performance single-chip 10/100 Non-PCI Ethernet Controller Datasheet Revision 1.5 (07-11-08)

There are no configuration options set for this peripheral instance.

3.41 Peripheral [philips.ovpworld.org/peripheral/ISP1761/1.0] instance: usb0

Copyright (c) 2021 Imperas Software Limited www.imperas.com

Page 39 of 50

3.41.1 Description

Functional Model of USB Philips ISP1761 for Arm Versatile Express platforms. For full details please consult README-OTG.txt

3.41.2 Licensing

Open Source Apache 2.0

3.41.3 Limitations

- Only host mode is supported. - DMA modes are not supported for the moment, only the mandatory slave mode is implemented. - Control and bulk transfer types are currently implemented. No interrupt and isochronous transfers yet. - Tested only the attachment of a single host device. The HSOTG controller's root hub has a single port, so only one device can be attached to it. This device could be a hub, though. Currently we support only one non-hub device. - Hot plug events are currently unsupported.

3.41.4 Reference

Philips/NXP

There are no configuration options set for this peripheral instance.

3.42 Peripheral [arm.ovpworld.org/peripheral/SmartLoaderArmLinux/1.0] instance: smartLoader

3.42.1 Licensing

Open Source Apache 2.0

3.42.2 Description

Psuedo-peripheral to perform memory initialisation for an ARM based Linux kernel boot: Loads Linux kernel image file and (optional) initial ram disk image into memory. Writes ATAG data into memory. Writes tiny boot code at physical memory base that configures the registers as expected by Linux Kernel and then jumps to boot address (image load address by default).

3.42.3 Limitations

Only supports little endian

3.42.4 Reference

See ARM Linux boot requirements in Linux source tree at documentation/arm/Booting

Table 55. Configuration options (attributes) set for instance 'smartLoader'

Attribute	Value	Туре	Expression
	mem=1024M raid=noautodetect console=ttyAMA0,38400n8 vmalloc=256MB devtmpfs.mount=0	string	
physicalbase	0x60000000	uns32	
memsize	0x40000000	uns32	

Copyright (c) 2021 Imperas Software Limited OVP License. Release 20210408.0

Imperas Virtual Platform Documentation for ArmVersatileExpress-CA9

boardid	0x8e0	uns32	

Copyright (c) 2021 Imperas Software Limited OVP License. Release 20210408.0

4.0 Overview of Imperas OVP Virtual Platforms

This document provides the details of the usage of an Imperas OVP Virtual Platform / Module. The first half of the document covers specifics of this particular virtual platform / module.

This second part of the document, includes information about Imperas OVP virtual platforms and modules, how they are built and used.

The Imperas virtual platforms are designed to provide a base for you to run high-speed software simulations of CPU-based SoCs and platforms on any suitable PC. They are typically based on the functionality of vendors fixed or evaluation platforms, enabling you to simulate software on these reference platforms. Typically virtual platforms are fixed and require the vendor to modify or extend them. Imperas virtual platforms are different in that they enable you to extend the functionality of the virtual platform, to closer reflect your own platform, by adding more component models, running different operating systems or adding additional applications.

Imperas virtual platforms are created using the Imperas iGen technology, allowing them to be used with Imperas OVP based simulators and also with Accellera/OSCI compliant SystemC simulators and commercial EDA System Design environments that use SystemC.

Virtual platforms include simulation models of the target devices, including the processor model(s) for the target device plus enough peripheral models to boot an operating system or run bare metal applications. The platform and the peripheral models used in most of the virtual platforms are open source, so that you can easily add new models to the platform as well as modify the existing models. Some models are only provided as binary, normally because the IP owner has restricted the release of the model source. In this case, please contact Imperas for more information.

There are typically several generic flavors of the virtual platforms for specific processor families, some targeting full operating systems, such as Linux, and some which focus on Real Time Operating Systems (RTOS) such as Mentor Nucleus or freeRTOS. OVP models of the processor cores are included in the virtual platforms, and for those processors which support mulitple cores SMP Linux is often supported for that virtual platform. For all of these virtual platforms, many of the peripheral components of the platform are modeled, often including the Ethernet and USB components. The semi-hosting capability of the Imperas virtual platform simulator products enables connection via the Ethernet and USB components from the virtual platform to the real world via the x86 host machine.

The Imperas OVP CPU models are written using the OVP Virtual Machine Interface (VMI) API that defines the behavior of the processor. The VMI API makes a clear line between model and simulator allowing very good optimization and world class high speed performance. The processor models are Instruction Accurate and do not model the detailed cycle timing of the processor and they implement functionality at the level of a Programmers View of the processor and peripherals and the software running on them does not know it is not running on hardware. Many models are provided as a binary shared object and also as source. This allows the download and use of the model binary or the use of the source to explore

Copyright (c) 2021 Imperas Software Limited

OVP License. Release 20210408.0

and modify the model. The models are run through an extensive QA and regression testing process and most processor model families are validated using technology provided by the processor IP owners. All the models in this platform are developed with the Open Virtual Platforms APIs and are implemented in C. A platform can be modeled as different levels of hierarchy using separately describable and compilable modules.

More information on modeling and APIs can be found on the www.OVPworld.org site.

5.0 Getting Started with Imperas OVP Virtual Platforms

Virtual platforms are downloadable from the OVPworld website OVPworld.org/downloads. You need to browse and look for '<platform processor name> Examples'. You do need to be registered and logged in on the OVP site to download. OVPworld currently provides 32 bit host versions of packages containing virtual platforms.

When downloading, choose, Linux or Windows host. 32 bit packages can be installed and executed on 32 bit or 64 bit hosts. If you require a 64 bit host version please contact Imperas.

For example, for the ARM Versatile Express platform booting Linux on Cortex-A15MP Single, Dual, and Quad core procesors, you would want the download package:

 $"OVP sim_demo_Linux_ArmVersatile Express_arm_Cortex-A15MP".$

Most virtual platform packages contain the platform and all the processor and peripheral models needed. You will need to download a simulator to run the platform. You can use OVPsim, downloadable from OVPworld.org/downloads, or you can use one of the Imperas simulators (imperas.com/products) available commercially from Imperas.

6.0 Simulating Software

6.1 Getting a license key to run

After you have downloaded you will need a runtime license key before the simulators will run. For OVPsim please visit OVPworld.org/likey and provide the required information and an evaluation/demo license key will be automatically sent to you. If you are using Imperas, then please contact Imperas for a license key.

6.2 Normal runs

To run a platform, read the section below on command line control of the platform and the section on setting command line arguments.

6.3 Loading Software

For most virtual platforms the platform is already configured to run the default software application/program and there is normally a script to run that sets some arguments. You can then copy/edit this script to select your own applications etc.

Copyright (c) 2021 Imperas Software Limited www.imperas.com

OVP License. Release 20210408.0

The example application programs are typically .elf format files and are provided pre-compiled. There are normally makefiles and associated scripts to recompile the example applications.

To find more information about compiling and loading software, the following document should be looked at: Imperas_Installation_and_Getting_Started.pdf.

6.4 Semihosting

In a virtual platform, semihosting is not normally used as there is normally hardware that implements the appropriate functionality - for example I/O will be handled by UARTs etc.

6.5 Using a terminal (UART)

If the platform includes one or more UARTs you will need to connect a terminal program to it so that you can see output and type into the simulated program. Review the list of peripherals below and see what configuration options it has been set with. In most cases there is an option to set to instruct the simulator to 'pop up' a terminal window connected to the simulated UART.

6.6 Interacting with the simulation (keyboard and mouse)

If the platform has a simulated UART you can normally set a command to get the simulator to pop up a terminal window allowing you to see output from the simulated UART and also allowing you to type characters into the UART that can be processed by the simulated software.

If your simulated platform has an LCD device then you can often configure it to recognize mouse movements and mouse clicks - allowing full interaction.

To see these interactions in action, have a look at some of the available videos available at OVPworld.org/demosandvideos.

6.7 More Information (Documentation) on Simulation

To find more information about running simulations and more of the options the simulators provide, the following documents should be looked at:

Imperas Installation and Getting Started.pdf

Simulation Control of Platforms and Modules User Guide.pdf

Advanced Simulation Control of Platforms and Modules User Guide.pdf

OVP Control File User Guide.pdf

A full list of the currently available OVP documentation is available: <u>OVPworld.org/documentation</u>.

7.0 Debugging Software running on an Imperas OVP Virtual Platform

The Imperas and OVP simulators have several different interfaces to debuggers. These include several proprietary formats and also the standard GNU RSP format is supported allowing many compatible debuggers to be used. Below are some examples that Imperas directly support.

Copyright (c) 2021 Imperas Software Limited www.imperas.com

Page 44 of 50

7.1 Debugging with GDB

A GNU debugger (GDB) can be connected to a processor in a platform using the RSP protocol. This allows the application program running on a processor to be debugged using a specific GDB for the processor selected. When using the Imperas Professional products many connections can be made allowing a GDB to be connected to all the processors in the platform.

The use of GDB is documented: OVPsim Debugging Applications with GDB User Guide.pdf.

7.2 Debugging with Imperas M*DBG

The Imperas multi-processor debugger can be connected to a platform and through this connection you can debug application programs running on all of the processors instanced within the platform. It is also capable, within this single unified environment, to debug peripheral model behavioral code in conjunction with the processor application programs.

For more information please see the Imperas M*DBG user guide.

The Imperas multi-processor debugger is also capable of controlling the Imperas Verification Analysis aand Profiling (VAP) tools in real time, making them invaluable to application program development, debugging and analysis.

For more information please see the Imperas VAP tools user guide.

7.3 Debugging with the Imperas eGui and GDB

Imperas eGui gives a GUI front end to the use of the GDB debugger. It allows use of all the features of GDB including source level application program debugging on processors.

7.4 Debugging with the Imperas eGui and M*DBG

Imperas eGui gives a GUI front end to the Imperas multi-processor debugger. It provides all the features of this debugger but does so with source level application program debugging on processors and source level debugging of the behavioral code on peripheral components in the platform. A context view shows all the processor and peripheral components within the platform and allows switching between them to examine the state of each at the event at which the simulation was stopped

Imperas eGui provides a menu from which the Imperas VAP tools can be controlled.

7.5 Debugging with Imperas eGui and Eclipse

Imperas provide a GUI based on Eclipse called eGui. This provides a GUI front end to use with a standard GDB or the Imperas MPD (Multi-Processor Debugger).

The use of eGui is documented: <u>eGui Eclipse User Guide.pdf</u>.

A standard Eclipse CDT development environment can be connected to one or more processors in a

platform (multiple processors require an Imperas professional product). The simulation platform is started remotely or using the external tool feature in Eclipse, opens a debug port and awaits the connection with Eclipse. All features provided by the Eclipse CDT development environment are available to be used to debug software applications executing on the processors in the platform.

The use of Eclipse is documented: OVPsim Debugging Applications with Eclipse User Guide.pdf.

7.6 Debugging applications running under a simulated operating system

If the simulated platform is running an Operating System and the platform has a UART or Ethernet etc connection then it is often possible to connect an external debugger and debug the applications running under the simulated operating system.

An example would be a simulated platform running the Linux operating system, such as the MIPS Malta, or ARM Versatile Express. Within the simulated Linux you can start a gdbserver that connects from within the simulation through a UART out to the host PC via a port. Within the host PC you start a terminal program and connect to the port with a debugger such as GDB and can then debug the simulated user application.

8.0 Modifying the Platform / Module

8.1 Platforms / Modules use C/C++ and OVP APIs

The Imperas and OVP simulators execute a platform / module that is written in C/C++ and that makes function calls into the simulator's APIs. Thus the virtual platform / module is compiled from C/C++ into a binary shared object that the simulator loads and runs. OVP provides the definition and documentation that defines the C APIs for modeling the platforms, modules, the peripherals, and the processors. You can find more information about these APIs on the OVP website and in the OVP API documentation.

8.2 Platforms/Modules/Peripherals can be easily built with iGen from Imperas

Imperas provides a product 'iGen' that takes an input script file and creates the C/C++ files needed for platforms, modules, and peripherals - it creates the C/C++ file that is compiled into the platform, module or peripheral that is needed as an object file by the simulator. iGen creates the C/C++ files, you then need to add any necessary behaviors or further details etc. For platforms iGen creates either a C platform or a C++ SystemC TLM2 platform. For peripherals or modules iGen creates the C files and also provides a native C++ SystemC TLM2 interface to allow the peripheral/module to be instantiated in SystemC TLM2 platforms.

Information on iGen is available from: <u>imperas.com/products</u>.

8.3 Re-configuring the platform

There will nornmally be several configuration options that you can set when running the platform without the need to change any source. Refer to the section above on command line arguments. If these do not allow you to make the changes you need, then you may need to edit and recompile the source of the platform.

Copyright (c) 2021 Imperas Software Limited www.imperas.com

OVP License. Release 20210408.0 Page 46 of 50

The source of the platform, modules, and the source of the peripherals will be installed as part of the packages you are using. The sources are located in the Imperas/OVP installation VLNV source tree. The VLNV term refers to: Vendor (eg arm.ovpworld.org), Library (eg platform), Name, (eg ArmVersatileExpress-CA15), and Version (eg 1.0). To modify the platform, locate the platform source files.

If you are an Imperas user and have access to iGen, we recommend you modify the source script files and regenerate and recompile the C that makes up the platform. Refer to the Imperas iGen model generator guide and the Imperas platform generator guide.

If you are using the C or SystemC TLM2 platforms with OVPsim, then you can edit the C/C++ files, recompile the source directly using the supplied makefiles, and the run the simulator directly with the resultant shared object.

8.4 Replacing peripherals components

If you need to replace peripherals, find the appropriate place in the source of the platform, make the change you need, and recompile etc. Look in the library for documentation on available peripherals and their configuration options.

8.5 Adding new peripherals components

If you need to add peripherals, find the appropriate place in the source, make the additions you need, and recompile etc. Look in the library for documentation on available peripherals and their configuration options.

If you need to create new peripheral components then use iGen to very quickly create the necessary C/C++ files that get you started. With iGen you can create peripherals with register/memory state in a few lines of iGen source. When adding behavior to the peripherals refer to the OVP API documentation.

Copyright (c) 2021 Imperas Software Limited www.imperas.com

9.0 Available Virtual Platforms

Table 56. Imperas / OVP Extendable Platform Kits (13 available)

Name	Vendor
AlteraCycloneIII_3c120	altera.ovpworld.org
AlteraCycloneV_HPS	altera.ovpworld.org
ArmIntegratorCP	arm.ovpworld.org
ArmVersatileExpress	arm.ovpworld.org
ArmVersatileExpress-CA15	arm.ovpworld.org
ArmVersatileExpress-CA9	arm.ovpworld.org
AtmelAT91SAM7	atmel.ovpworld.org
FreescaleKinetis60	freescale.ovpworld.org
FreescaleKinetis64	freescale.ovpworld.org
FreescaleVybridVFxx	freescale.ovpworld.org
MipsMalta	mips.ovpworld.org
RenesasUPD70F3441	renesas.ovpworld.org
XilinxML505	xilinx.ovpworld.org

Table 57. Imperas General Virtual Platforms (6 available)

Name	Vendor	
arm-ti-eabi	arm.imperas.com	
armm-ti-coff	arm.imperas.com	
armm-ti-eabi	arm.imperas.com	
HeteroAlteraCycloneV_HPS_CycloneIII_3c120	imperas.ovpworld.org	
HeteroArmNucleusMIPSLinux	imperas.ovpworld.org	
SiFiveFU540	imperas.ovpworld.org	

Table 58. Imperas Modules (component of other platforms) (55 available)

Name	Vendor
AlteraCycloneIII_3c120	altera.ovpworld.org
AlteraCycloneV_HPS	altera.ovpworld.org
AE350	andes.ovpworld.org
ARMv8-A-FMv1	arm.ovpworld.org
ArmIntegratorCP	arm.ovpworld.org
ArmVersatileExpress	arm.ovpworld.org
ArmVersatileExpress-CA15	arm.ovpworld.org
ArmVersatileExpress-CA9	arm.ovpworld.org
AtmelAT91SAM7	atmel.ovpworld.org
ArmCortexMFreeRTOS	imperas.ovpworld.org
ArmCortexMuCOS-II	imperas.ovpworld.org
ArmuKernel	imperas.ovpworld.org
ArmuKernelDual	imperas.ovpworld.org
BareMetalMIPS	imperas.ovpworld.org
Dual_ARMv8-A-FMv1_VLAN	imperas.ovpworld.org
Hetero_1xArm_3xMips32	imperas.ovpworld.org
Hetero_ARM_RISCV_NeuralNetwork	imperas.ovpworld.org

Hetero_ARMv8-A-FMv1_Cortex-M3	imperas.ovpworld.org
Hetero_ARMv8-A-FMv1_MIPS_microAptiv	imperas.ovpworld.org
Hetero_AlteraCycloneV_HPS_AlteraCycloneIII_3c120	imperas.ovpworld.org
Hetero_ArmIntegratorCP_XilinxMicroBlaze	imperas.ovpworld.org
Hetero_ArmVersatileExpress_MipsMalta	imperas.ovpworld.org
Hetero_ArmVersatileExpress_XilinxMicroBlaze	imperas.ovpworld.org
Quad_ArmVersatileExpress-CA15	imperas.ovpworld.org
RiscvRV32FreeRTOS	imperas.ovpworld.org
MipsMalta	mips.ovpworld.org
iMX6S	nxp.ovpworld.org
RenesasUPD70F3441	renesas.ovpworld.org
ghs-multi	renesas.ovpworld.org
virtio	riscv.ovpworld.org
FaultInjection	safepower.ovpworld.org
PublicDemonstrator	safepower.ovpworld.org
Zynq_PL_DualMicroblaze	safepower.ovpworld.org
Zynq_PL_NoC	safepower.ovpworld.org
Zynq_PL_NoC_node	safepower.ovpworld.org
Zynq_PL_NostrumNoC	safepower.ovpworld.org
Zynq_PL_NostrumNoC_node	safepower.ovpworld.org
Zynq_PL_RO	safepower.ovpworld.org
Zynq_PL_SingleMicroblaze	safepower.ovpworld.org
Zynq_PL_TTELNoC	safepower.ovpworld.org
Zynq_PL_TTELNoC_node	safepower.ovpworld.org
Zynq_PL_TTELNoC_processing_node_public_demonstrator	safepower.ovpworld.org
Zynq_PL_TTELNoC_public_demonstrator	safepower.ovpworld.org
Zynq_PL_TTELNoC_sensor_actor_node_public_demonstrator	safepower.ovpworld.org
FU540	sifive.ovpworld.org
S51CC	sifive.ovpworld.org
coreip-s51-arty	sifive.ovpworld.org
coreip-s51-rtl	sifive.ovpworld.org
dualFifo	vendor.com
XilinxML505	xilinx.ovpworld.org
Zynq	xilinx.ovpworld.org
Zynq_PL_Default	xilinx.ovpworld.org
Zynq_PS	xilinx.ovpworld.org
zc702	xilinx.ovpworld.org
zc706	xilinx.ovpworld.org

Table 59. Imperas / OVP Bare Metal Virtual Platforms (22 available)

Name	Vendor
BareMetalNios_IISingle	altera.ovpworld.org
BareMetalArcSingle	arc.ovpworld.org
BareMetalArm7Single	arm.ovpworld.org
BareMetalArmCortexADual	arm.ovpworld.org
BareMetalArmCortexASingle	arm.ovpworld.org
BareMetalArmCortexASingleAngelTrap	arm.ovpworld.org
BareMetalArmCortexMSingle	arm.ovpworld.org

imperas.ovpworld.org
imperas.ovpworld.org
imperas.ovpworld.org
imperas.ovpworld.org
mips.ovpworld.org
ovpworld.org
posedgesoft.ovpworld.org
power.ovpworld.org
renesas.ovpworld.org
renesas.ovpworld.org

#