

Imperas Peripheral Model Guide

Model Specific Information for xilinx.ovpworld.org / zynq_7000-usb

Imperas Software Limited

Imperas Buildings, North Weston Thame, Oxfordshire, OX9 2HA, U.K. docs@imperas.com.



Author	Imperas Software Limited	
Version	0210408.0	
Filename	OVP_Peripheral_Specific_Information_zynq_7000-usb.pdf	
Created	05 May 2021	
Status	OVP Standard Release	

Copyright Notice

Copyright 2021 Imperas Software Limited. All rights reserved. This software and documentation contain information that is the property of Imperas Software Limited. The software and documentation are furnished under a license agreement and may be used or copied only in accordance with the terms of the license agreement. No part of the software and documentation may be reproduced, transmitted, or translated, in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without prior written permission of Imperas Software Limited, or as expressly provided by the license agreement.

Right to Copy Documentation

The license agreement with Imperas permits licensee to make copies of the documentation for its internal use only. Each copy shall include all copyrights, trademarks, service marks, and proprietary rights notices, if any.

Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the readers responsibility to determine the applicable regulations and to comply with them.

Disclaimer

IMPERAS SOFTWARE LIMITED, AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Model Release Status

This model is released as part of OVP releases and is included in OVPworld packages. Please visit OVPworld.org.

Table Of Contents

1.0 Model Specific Information	4
1.1 Description	4
1.2 Licensing	4
1.3 Limitations	4
1.4 Reference	4
1.5 Location	4
2.0 Net Ports	4
3.0 Bus Slave Ports	4
3.1 Bus Slave Port: bport1	4
4.0 Platforms that use this peripheral component	6
5.0 Peripheral components in the library	7
6.0 General Information on Peripheral Models	9
6.1 Background	9
7.0 Building peripherals easily with Imperas iGen	9
8.0 Peripheral model internals	9
9.0 Parts of peripheral models	10
9.1 Configuring the Peripheral Instance with Parameters	10
9.2 Net Ports	10
9.3 Bus master ports	10
9.4 Bus slave ports	10
9.5 Packetnets	10
10.0 More information (documentation) on peripheral models and modeling	1.0

1.0 Model Specific Information

This document provides usage information for an Imperas OVP peripheral behavioral model.

The document is split into sections providing specific information for this peripheral, including any ports for connecting into a platform, registers, other component parts, and configuration options and general information for peripheral modeling with Imperas OVP.

1.1 Description

Zynq 7000 USB Registers

1.2 Licensing

Open Source Apache 2.0

1.3 Limitations

This model implements the full set of registers but no behavior.

1.4 Reference

Zynq-7000 TRM

(https://www.xilinx.com/support/documentation/user_guides/ug585-Zynq-7000-TRM.pdf)

1.5 Location

The zynq_7000-usb peripheral model is located in an Imperas/OVP installation at the VLNV: xilinx.ovpworld.org / peripheral / zynq_7000-usb / 1.0.

2.0 Net Ports

This model has the following net ports:

Table 1. Net Ports

Name	Туре	Must Be Connected	Description
intOut	output	F (False)	

3.0 Bus Slave Ports

This model has the following bus slave ports:

3.1 Bus Slave Port: bport1

Table 2. Bus Slave Port: bport1

Name	Size (bytes)	Must Be Connected	Description
bport1	0x1000	T (True)	

Table 3. Bus Slave Port: bport1 Registers:

Name	Offset	Width (bits)	Description	R/W	is Volatile

Copyright (c) 2021 Imperas Software Limited

www.imperas.com

OVP License. Release 20210408.0

ab_ID	0x0	32	IP version and revision, read-only	
ab_HWGENERAL	0x4	32	Misc IP config constants, read-only	
ab_HWHOST	0x8	32	Host Mode IP config constants, read-only	
ab_HWDEVICE	0xc	32	Device Mode IP config constants, read-only	
ab_HWTXBUF	0x10	32	TxBuffer IP config constants, read-only	
ab_HWRXBUF	0x14	32	IP constants, RX buffer constants, read-only	
ab_GPTIMER0LD	0x80	32	GP Timer 0 Load Value	
ab_GPTIMER0CTRL	0x84	32	GP Timer 1 Control	
ab_GPTIMER1LD	0x88	32	GP Timer 1 Load Value	
ab_GPTIMER1CTRL	0x8c	32	GP Timer 1 Control	
ab_SBUSCFG	0x90	32	DMA Master AHB Burst Mode	
ab_CAPLENGTH_HCIV ERSION	0x100	32	EHCI Addr Space and HCI constants, read-only	
ab_HCSPARAMS	0x104	32	TT counts and EHCI HCS constants, read-only	
ab_HCCPARAMS	0x108	32	EHCI Host configuration constants	
ab_DCIVERSION	0x120	32	Device Mode CI version constant	
ab_DCCPARAMS	0x124	32	EHCI, device and endpoint capabilities	
ab_USBCMD	0x140	32	USB Commands (EHCI extended)	
ab_USBSTS	0x144	32	Interrupt/Raw Status (EHCI extended) (Host/Device)	
ab_USBINTR	0x148	32	Interrrupts and Enables	
ab_FRINDEX	0x14c	32	Frame List Index	
ab_PERIODICLISTBAS E_DEVICEADDR	0x154	32	Host/Device Address dual- use	
ab_ASYNCLISTADDR_ ENDPOINTLISTADDR	0x158	32	Host/Device dual-use	
ab_TTCTRL	0x15c	32	TT Control	
ab_BURSTSIZE	0x160	32	Burst Size	
ab_TXFILLTUNING	0x164	32	TxFIFO Fill Tuning	
ab_TXTTFILLTUNING	0x168	32	TT TX latency FIFO	
ab_IC_USB	0x16c	32	Low and Fast Speed Control constants	
ab_ULPI_VIEWPORT	0x170	32	ULPI Viewport	
ab_ENDPTNAK	0x178	32	Endpoint NAK (Device mode)	
ab_ENDPTNAKEN	0x17c	32	Endpoint NAK (Device mode)	
ab_CONFIGFLAG	0x180	32	reserved	
ab_PORTSC1	0x184	32	Port Status & Control	
ab_OTGSC	0x1a4	32	OTG Status and Control	

Copyright (c) 2021 Imperas Software Limited OVP License. Release 20210408.0

ab_USBMODE	0x1a8	32	USB Mode Selection	
ab_ENDPTSETUPSTAT	0x1ac	32	Endpoint Status Setup (Device mode)	
ab_ENDPTPRIME	0x1b0	32	Endpoint Primer (Device mode)	
ab_ENDPTFLUSH	0x1b4	32	Endpoint Flush (Device mode)	
ab_ENDPTSTAT	0x1b8	32	Endpoint Buffer Ready Status (Device mode), RO	
ab_ENDPTCOMPLETE	0x1bc	32	Endpoint Tx Complete (Device mode)	
ab_ENDPTCTRL0	0x1c0	32	Endpoint 0 (Device mode)	
ab_ENDPTCTRL1	0x1c4	32	Endpoints 1 to 11 (Device mode)	
ab_ENDPTCTRL2	0x1c8	32	Endpoints 1 to 11 (Device mode)	
ab_ENDPTCTRL3	0x1cc	32	Endpoints 1 to 11 (Device mode)	
ab_ENDPTCTRL4	0x1d0	32	Endpoints 1 to 11 (Device mode)	
ab_ENDPTCTRL5	0x1d4	32	Endpoints 1 to 11 (Device mode)	
ab_ENDPTCTRL6	0x1d8	32	Endpoints 1 to 11 (Device mode)	
ab_ENDPTCTRL7	0x1dc	32	Endpoints 1 to 11 (Device mode)	
ab_ENDPTCTRL8	0x1e0	32	Endpoints 1 to 11 (Device mode)	
ab_ENDPTCTRL9	0x1e4	32	Endpoints 1 to 11 (Device mode)	
ab_ENDPTCTRL10	0x1e8	32	Endpoints 1 to 11 (Device mode)	
ab_ENDPTCTRL11	0x1ec	32	Endpoints 1 to 11 (Device mode)	

4.0 Platforms that use this peripheral component

Peripheral components can be used in many different platforms, including those developed by Imperas or by other users of OVP. You can use this peripheral in your own platforms.

Table 4. Publicly available platforms using peripheral 'zynq_7000-usb'

Platform Name	Vendor
Zynq_PS	xilinx.ovpworld.org

5.0 Peripheral components in the library

Table 5. Publicly available Imperas/OVP peripheral models (224 models)

Peripheral	Peripheral
altera.ovpworld.org/dw-apb-uart	altera.ovpworld.org/IntervalTimer32Core
altera.ovpworld.org/JtagUart	alter a. ovpworld.org/Performance Counter Core
altera.ovpworld.org/SystemIDCore	altera.ovpworld.org/Uart
andes.ovpworld.org/ATCUART100	andes.ovpworld.org/NCEPLIC100
arm.ovpworld.org/AaciPL041	arm.ovpworld.org/CompactFlashRegs
arm.ovpworld.org/DebugLedAndDipSwitch	arm.ovpworld.org/DMemCtrlPL341
arm.ovpworld.org/IcpCounterTimer	arm.ovpworld.org/IntICP
arm.ovpworld.org/KbPL050	arm.ovpworld.org/L2CachePL310
arm.ovpworld.org/MmciPL181	arm.ovpworld.org/RtcPL031
arm.ovpworld.org/SmartLoaderArm64Linux	arm.ovpworld.org/SmartLoaderArmLinux
arm.ovpworld.org/SysCtrlSP810	arm.ovpworld.org/TimerSP804
arm.ovpworld.org/UartPL011	arm.ovpworld.org/VexpressSysRegs
atmel.ovpworld.org/AdvancedInterruptController	atmel.ovpworld.org/ParallelIOController
atmel.ovpworld.org/SpecialFunction	atmel.ovpworld.org/TimerCounter
atmel.ovpworld.org/WatchdogTimer	cadence.ovpworld.org/gem
cirrus.ovpworld.org/GD5446	freescale.ovpworld.org/KinetisADC
freescale.ovpworld.org/KinetisAXBS	freescale.ovpworld.org/KinetisCAN
freescale.ovpworld.org/KinetisCMT	freescale.ovpworld.org/KinetisCRC
freescale.ovpworld.org/KinetisDDR	freescale.ovpworld.org/KinetisDMA
	freescale.ovpworld.org/KinetisENET
	freescale.ovpworld.org/KinetisFMC
	freescale.ovpworld.org/KinetisGPIO
	freescale.ovpworld.org/KinetisLLWU
freescale.ovpworld.org/KinetisMCG	freescale.ovpworld.org/KinetisMPU
	freescale.ovpworld.org/KinetisPDB
	freescale.ovpworld.org/KinetisPORT
	freescale.ovpworld.org/KinetisRFVBAT
	freescale.ovpworld.org/KinetisSDHC
	freescale.ovpworld.org/KinetisSPI
	freescale.ovpworld.org/KinetisUSB
	freescale.ovpworld.org/KinetisVREF
	freescale.ovpworld.org/VybridADC
1 0	freescale.ovpworld.org/VybridDMA
	freescale.ovpworld.org/VybridLCD
	freescale.ovpworld.org/VybridSPI
	imperas.ovpworld.org/frameBuffer
	intel.ovpworld.org/82077AA
	intel.ovpworld.org/8259A
	intel.ovpworld.org/PciPM
	marvell.ovpworld.org/GT6412x
1 0	mips.ovpworld.org/16450C
	motorola.ovpworld.org/MC146818
mips.ovpworid.org/smartLoadcrEmux	national.ovpworld.org/16550_4bytes
	altera.ovpworld.org/dw-apb-uart altera.ovpworld.org/JtagUart altera.ovpworld.org/SystemIDCore andes.ovpworld.org/ATCUART100 arm.ovpworld.org/AaciPL041 arm.ovpworld.org/DebugLedAndDipSwitch arm.ovpworld.org/IcpCounterTimer arm.ovpworld.org/KbPL050 arm.ovpworld.org/MmciPL181 arm.ovpworld.org/SysCtrlSP810 arm.ovpworld.org/SysCtrlSP810 arm.ovpworld.org/JuartPL011 atmel.ovpworld.org/JuartPL011 atmel.ovpworld.org/SpecialFunction atmel.ovpworld.org/SpecialFunction atmel.ovpworld.org/WatchdogTimer cirrus.ovpworld.org/GD5446 freescale.ovpworld.org/KinetisAXBS freescale.ovpworld.org/KinetisDDR freescale.ovpworld.org/KinetisDDR freescale.ovpworld.org/KinetisFB freescale.ovpworld.org/KinetisFTM freescale.ovpworld.org/KinetisFTM freescale.ovpworld.org/KinetisI2S

nxp.ovpworld.org/iMX6_Analog	nxp.ovpworld.org/iMX6_CCM	nxp.ovpworld.org/iMX6_GPC
nxp.ovpworld.org/iMX6_GPIO	nxp.ovpworld.org/iMX6_GPT	nxp.ovpworld.org/iMX6_MMDC
nxp.ovpworld.org/iMX6_SDHC	nxp.ovpworld.org/iMX6_SRC	nxp.ovpworld.org/iMX6_UART
nxp.ovpworld.org/iMX6_WDOG	ovpworld.org/Alpha2x16Display	ovpworld.org/DynamicBridge
ovpworld.org/FlashDevice	ovpworld.org/ledRegister	ovpworld.org/SerInt
ovpworld.org/SimpleDma	ovpworld.org/switchRegister	ovpworld.org/temperatureSensor
ovpworld.org/trap	ovpworld.org/trap4K	ovpworld.org/vEthernet_Bridge
ovpworld.org/VirtioBlkMMIO	ovpworld.org/VirtioNetMMIO	philips.ovpworld.org/ISP1761
renesas.ovpworld.org/adc	renesas.ovpworld.org/bcu	renesas.ovpworld.org/brg
renesas.ovpworld.org/can	renesas.ovpworld.org/can	renesas.ovpworld.org/clkgen
renesas.ovpworld.org/crc	renesas.ovpworld.org/csib	renesas.ovpworld.org/csie
renesas.ovpworld.org/dma	renesas.ovpworld.org/intc	renesas.ovpworld.org/memc
renesas.ovpworld.org/rng	renesas.ovpworld.org/taa	renesas.ovpworld.org/tms
renesas.ovpworld.org/tmt	renesas.ovpworld.org/uartc	renesas.ovpworld.org/UPD70F3441Logic
riscv.ovpworld.org/CLINT	riscv.ovpworld.org/PLIC	riscv.ovpworld.org/SmartLoaderRV64Linux
safepower.ovpworld.org/node	safepower.ovpworld.org/NostrumNode	safepower.ovpworld.org/ring_oscillator
safepower.ovpworld.org/TTELNode	sifive.ovpworld.org/gpio	sifive.ovpworld.org/MSEL
sifive.ovpworld.org/PRCI	sifive.ovpworld.org/pwm	sifive.ovpworld.org/spi
sifive.ovpworld.org/teststatus	sifive.ovpworld.org/UART	smsc.ovpworld.org/LAN9118
smsc.ovpworld.org/LAN91C111	ti.ovpworld.org/tca6416a	ti.ovpworld.org/UartInterface
ti.ovpworld.org/ucd9012a	ti.ovpworld.org/ucd9248	vendor.com/fifo
xilinx.ovpworld.org/axi-gpio	xilinx.ovpworld.org/axi-intc	xilinx.ovpworld.org/axi-pcie
xilinx.ovpworld.org/axi-timer	xilinx.ovpworld.org/logicore-fit	xilinx.ovpworld.org/mdm
xilinx.ovpworld.org/mpmc	xilinx.ovpworld.org/xps-gpio	xilinx.ovpworld.org/xps-iic
xilinx.ovpworld.org/xps-intc	xilinx.ovpworld.org/xps-ll-temac	xilinx.ovpworld.org/xps-mch-emc
xilinx.ovpworld.org/xps-sysace	xilinx.ovpworld.org/xps-timer	xilinx.ovpworld.org/xps-uartlite
xilinx.ovpworld.org/zynq_7000-can	xilinx.ovpworld.org/zynq_7000-ddrc	xilinx.ovpworld.org/zynq_7000-devcfg
xilinx.ovpworld.org/zynq_7000-dmac	xilinx.ovpworld.org/zynq_7000-gpio	xilinx.ovpworld.org/zynq_7000-iic
xilinx.ovpworld.org/zynq_7000-ocm	xilinx.ovpworld.org/zynq_7000-qos301	xilinx.ovpworld.org/zynq_7000-qspi
xilinx.ovpworld.org/zynq_7000-sdio	xilinx.ovpworld.org/zynq_7000-slcr	xilinx.ovpworld.org/zynq_7000-spi
xilinx.ovpworld.org/zynq_7000-swdt	xilinx.ovpworld.org/zynq_7000-ttc	xilinx.ovpworld.org/zynq_7000-tz_GPVsecurity
xilinx.ovpworld.org/zynq_7000-tz_security	xilinx.ovpworld.org/zynq_7000-usb	

Copyright (c) 2021 Imperas Software Limited OVP License. Release 20210408.0

6.0 General Information on Peripheral Models

This document provides usage information for an Imperas OVP peripheral behavioral model.

The document is split into sections providing specific information for this peripheral, including any ports for connecting into a platform, registers etc. and configuration options and general information for peripheral modeling with Imperas OVP.

6.1 Background

Imperas OVP simulation technology enables very high performance simulation, debug and analysis of platforms containing multiple processors and peripheral models. The technology is designed to be extensible: you can create new models of processors, peripherals and other platform components using interfaces and libraries defined by OVP.

The peripheral models created using the OVP APIs run on the Peripheral Simulation Engine (PSE).

The model is typically written in C and compiled into an executable for the PSE processor architecture. The model is compiled for speed of execution and to protect IP. It is dynamically loaded by the simulator at run time.

7.0 Building peripherals easily with Imperas iGen

To aid with model creation, Imperas products include iGen, a model generation tool. iGen takes the laborious and error-prone task of constructing the various hardware model and software element files required for a typical model, and automates this process. iGen creates the needed C files. iGen also creates the C++ SystemC TLM2 interface files needed to run peripheral models in SystemC simulations.

iGen takes as input a simple script specification that includes device internals such as registers and memories, port information, component descriptors, and other elements. iGen then builds the C code model files and user editable templates. These include model frameworks with registers, function calls, memory map, and other items. It ensures that all component parts of the model are well-structured using best practices, and are consistent throughout the files, thus eliminating a common source of errors.

More information on iGen can be found: <u>imperas.com/products</u>.

8.0 Peripheral model internals

Each instance of a peripheral model runs on its own virtual machine with an address space large enough for the model. This processor (the PSE) and its memory are separate from any processors, memories and buses in the platform being simulated; they exist only to execute the code of the peripheral model.

Interception of functions defined in the peripheral model allows the use of features of the host system in the

implementation of the behavior of a peripheral. As an example, a real platform might contain a video display device. When simulating this system, it is generally more convenient not to simulate the complete video display device but to use a video package available on the host machine, such as SDL, and to use this to render to the host display. Also models of uarts, ethernet devices and USB components can make use of the host PC resources during simulation, to allow, for example, a simulation to browse the real internet, or the simulation to connect to a real USB device.

9.0 Parts of peripheral models

9.1 Configuring the Peripheral Instance with Parameters

A peripheral can include the behaviour of several configurations. These are controlled when the peripheral is instanced in the platform by setting parameters defined on the peripheral.

9.2 Net Ports

Peripherals may be connected to other peripherals or processors with signal wires (nets). These can be used to act as interrupt signals or used to control behavior between peripherals.

The wires are created in the platform as nets and this net is connected into the peripheral using a net port.

9.3 Bus master ports

A bus master port initiates (and controls the address of) a bus cycle. Bus cycles are generated by behavioral code within the peripheral model.

9.4 Bus slave ports

A peripheral can be defined as having several bus slave ports. The bus slave ports can be split into several address blocks. Each address block be either local memory or memory mapped registers. Both of these can have associated callback functions. A memory mapped register can also be defined as specific read/write access, whether it is volatile, and also whether it is associated with a reset pin and mask. A memory mapped register can also have specific bit fields defined.

9.5 Packetnets

A peripheral can be defined as being connected to packetnet ports. A packetnet is used to model packet based communication such as Ethernet, CAN bus or GSM. A packetnet is created in a platform, then connected to packetnet ports on model instances. A packetnet can have many connections, each able to send or receive packets. A packetnet is used as an efficient method of communication within OVP models.

For more information on modeling with packetnets, please see the peripheral modeling documentation: OVP_Peripheral_Modeling_Guide.pdf, OVPsim_and_CpuManager_User_Guide.pdf and the example: \$IMPERAS_HOME/Examples/Models/Peripherals/packetnet.

10.0 More information (documentation) on peripheral models and modeling

More information on modeling and APIs can be found at: OVPworld.org/technology_apis.

Specifics on modeling peripherals can be found: OVP Peripheral Modeling Guide.pdf. A full list of the currently available OVP documentation is available: OVPworld.org/documentation.