

OVP Guide to Using Processor Models

Model specific information for RISC-V_RV64X

Imperas Software Limited Imperas Buildings, North Weston Thame, Oxfordshire, OX9 2HA, U.K. docs@imperas.com



Author	Imperas Software Limited
Version	20210408.0
Filename	OVP_Model_Specific_Information_imperasRv64x.pdf
Created	5 May 2021
Status	RESTRICTED - only under NDA

Copyright Notice

Copyright (c) 2021 Imperas Software Limited. All rights reserved. This software and documentation contain information that is the property of Imperas Software Limited. The software and documentation are furnished under a license agreement and may be used or copied only in accordance with the terms of the license agreement. No part of the software and documentation may be reproduced, transmitted, or translated, in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without prior written permission of Imperas Software Limited, or as expressly provided by the license agreement.

Right to Copy Documentation

The license agreement with Imperas permits licensee to make copies of the documentation for its internal use only. Each copy shall include all copyrights, trademarks, service marks, and proprietary rights notices, if any.

Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the readers responsibility to determine the applicable regulations and to comply with them.

Disclaimer

IMPERAS SOFTWARE LIMITED, AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Model Release Status

This model is available under a RESTRICTED license. This is normally because the model is proprietary to a specific IP vendor and requires their formal written approval to release this model. A Software License Agreement with confidentiality clauses is required. You must have written approval from Imperas to access and use this model.

Contents

1	Ove	rview 1
	1.1	Description
	1.2	Licensing
	1.3	Extensions
		1.3.1 Extensions Enabled by Default
		1.3.2 Available Extensions Not Enabled by Default
	1.4	General Features
	1.5	Floating Point Features
	1.6	CLIC
	1.7	Load-Reserved/Store-Conditional Locking
	1.8	Active Atomic Operation Indication
	1.9	<u>Interrupts</u>
	1.10	Debug Mode
		1.10.1 Debug State Entry
		1.10.2 Debug State Exit
		1.10.3 Debug Registers
		1.10.4 Debug Mode Execution
		1.10.5 Debug Single Step
		1.10.6 Debug Ports
	1.11	Debug Mask
	1.12	Integration Support
		1.12.1 CSR Register External Implementation
		1.12.2 LR/SC Active Address
	1.13	Limitations
	1.14	Verification
	1.15	References
2		ruction Extensions 11
	2.1	Custom Instructions
		2.1.1 xend
		2.1.2 xbegin
		2.1.3 xabort
		2.1.4 wfe
3	Inst	ruction Extensions 13
_	3.1	Custom Instructions
	J	3.1.1 pushb

	3.1.2 popb	. 13
4	Configuration 4.1 Location	. 14. 14. 14. 14
5	All Variants in this model	15
6	Bus Master Ports	16
7	Bus Slave Ports	17
8	Net Ports	18
9	FIFO Ports	19
10	Formal Parameters 10.1 Extension Parameters 10.2 Parameters with enumerated types 10.2.1 Parameter user_version 10.2.2 Parameter priv_version 10.2.3 Parameter mstatus_fs_mode 10.2.4 Parameter debug_mode 10.2.5 Parameter Zfinx_version	. 22. 22. 22. 22. 22
11	Execution Modes	24
12	Exceptions	25
13	Hierarchy of the model 13.1 Level 1: Hart	26 . 26
	Model Commands 14.1 Level 1: Hart 14.1.1 printCustomRegs 14.1.1.1 Argument description 14.1.2 isync 14.1.3 itrace 14.1.4 diagnostic	. 27. 27. 27. 27. 28
15	Registers 15.1 Level 1: Hart 15.1.1 Core 15.1.2 Floating_point 15.1.3 User_Control_and_Status 15.1.4 Machine_Control_and_Status	. 29 . 30 . 30

Imperas OVP	Fast Processon	r Model Docume	entation for RISC-V	√_RV64X

Overview

This document provides the details of an OVP Fast Processor Model variant.

OVP Fast Processor Models are written in C and provide a C API for use in C based platforms. The models also provide a native interface for use in SystemC TLM2 platforms.

The models are written using the OVP VMI API that provides a Virtual Machine Interface that defines the behavior of the processor. The VMI API makes a clear line between model and simulator allowing very good optimization and world class high speed performance. Most models are provided as a binary shared object and also as source. This allows the download and use of the model binary or the use of the source to explore and modify the model.

The models are run through an extensive QA and regression testing process and most model families are validated using technology provided by the processor IP owners. There is a companion document (OVP Guide to Using Processor Models) which explains the general concepts of OVP Fast Processor Models and their use. It is downloadable from the OVPworld website documentation pages.

1.1 Description

RISC-V RV64X 64-bit processor model

1.2 Licensing

This Model is released under the Open Source Apache 2.0

1.3 Extensions

1.3.1 Extensions Enabled by Default

The model has the following architectural extensions enabled, and the following bits in the misa CSR Extensions field will be set upon reset:

```
misa bit 0: extension A (atomic instructions)
```

misa bit 2: extension C (compressed instructions)

misa bit 3: extension D (double-precision floating point)

misa bit 5: extension F (single-precision floating point)

misa bit 8: RV32I/RV64I/RV128I base integer instruction set

misa bit 12: extension M (integer multiply/divide instructions)

misa bit 20: extension U (User mode)

misa bit 23: extension X (non-standard extensions present)

To specify features that can be dynamically enabled or disabled by writes to the misa register in addition to those listed above, use parameter "add_Extensions_mask". This is a string parameter containing the feature letters to add; for example, value "DV" indicates that double-precision floating point and the Vector Extension can be enabled or disabled by writes to the misa register, if supported on this variant.

Legacy parameter "misa_Extensions_mask" can also be used. This Uns32-valued parameter specifies all writable bits in the misa Extensions field, replacing any permitted bits defined in the base variant.

Note that any features that are indicated as present in the misa mask but absent in the misa will be ignored. See the next section.

1.3.2 Available Extensions Not Enabled by Default

The following extensions are supported by the model, but not enabled by default in this variant:

```
misa bit 1: extension B (bit manipulation extension)
```

misa bit 4: RV32E base integer instruction set (embedded)

misa bit 7: extension H (hypervisor)

misa bit 10: extension K (cryptographic)

misa bit 13: extension N (user-level interrupts)

misa bit 18: extension S (Supervisor mode)

misa bit 21: extension V (vector extension)

To add features from this list to the base variant, use parameter "add_Extensions". This is a string parameter containing the feature letters to add; for example, value "DV" indicates that double-precision floating point and the Vector Extension should be enabled, if they are currently absent

and are available on this variant.

Legacy parameter "misa_Extensions" can also be used. This Uns32-valued parameter specifies the reset value for the misa CSR Extensions field, replacing any permitted bits defined in the base variant.

1.4 General Features

On this variant, the Machine trap-vector base-address register (mtvec) is writable. It can instead be configured as read-only using parameter "mtvec_is_ro".

Values written to "mtvec" are masked using the value 0xfffffffffffff. A different mask of writable bits may be specified using parameter "mtvec_mask" if required. In addition, when Vectored interrupt mode is enabled, parameter "tvec_align" may be used to specify additional hardware-enforced base address alignment. In this variant, "tvec_align" defaults to 0, implying no alignment constraint.

The initial value of "mtvec" is 0x0. A different value may be specified using parameter "mtvec" if required.

On reset, the model will restart at address 0x0. A different reset address may be specified using parameter "reset_address" or applied using optional input port "reset_addr" if required.

On an NMI, the model will restart at address 0x0. A different NMI address may be specified using parameter "nmi_address" or applied using optional input port "nmi_addr" if required.

WFI will halt the processor until an interrupt occurs. It can instead be configured as a NOP using parameter "wfi_is_nop". WFI timeout wait is implemented with a time limit of 0 (i.e. WFI causes an Illegal Instruction trap in Supervisor mode when mstatus.TW=1).

The "cycle" CSR is implemented in this variant. Set parameter "cycle_undefined" to True to instead specify that "cycle" is unimplemented and reads of it should trap to Machine mode.

The "time" CSR is implemented in this variant. Set parameter "time_undefined" to True to instead specify that "time" is unimplemented and reads of it should trap to Machine mode. Usually, the value of the "time" CSR should be provided by the platform - see notes below about the artifact "CSR" bus for information about how this is done.

The "instret" CSR is implemented in this variant. Set parameter "instret_undefined" to True to instead specify that "instret" is unimplemented and reads of it should trap to Machine mode.

Unaligned memory accesses are not supported by this variant. Set parameter "unaligned" to "T" to enable such accesses.

Unaligned memory accesses are not supported for AMO instructions by this variant. Set parameter "unalignedAMO" to "T" to enable such accesses.

A PMP unit is not implemented by this variant. Set parameter "PMP_registers" to indicate that the unit should be implemented with that number of PMP entries.

LR/SC instructions are implemented with a 1-byte reservation granule. A different granule size may be specified using parameter "lr_sc_grain".

1.5 Floating Point Features

Half precision floating point is not implemented. Use parameter "Zfh" to enable this if required.

By default, the processor starts with floating-point instructions disabled (mstatus.FS=0). Use parameter "mstatus.FS" to force mstatus.FS to a non-zero value for floating-point to be enabled from the start.

The specification is imprecise regarding the conditions under which mstatus.FS is set to Dirty state (3). Parameter "mstatus_fs_mode" can be used to specify the required behavior in this model, as described below.

If "mstatus_fs_mode" is set to "always_dirty" then the model implements a simplified floating point status view in which mstatus.FS holds values 0 (Off) and 3 (Dirty) only; any write of values 1 (Initial) or 2 (Clean) from privileged code behave as if value 3 was written.

If "mstatus_fs_mode" is set to "write_1" then mstatus.FS will be set to 3 (Dirty) by any explicit write to the fflags, frm or fcsr control registers, or by any executed instruction that writes an FPR, or by any executed floating point compare or conversion to integer/unsigned that signals a floating point exception. Floating point compare or conversion to integer/unsigned instructions that do not signal an exception will not set mstatus.FS.

If "mstatus_fs_mode" is set to "write_any" then mstatus.FS will be set to 3 (Dirty) by any explicit write to the fflags, frm or fcsr control registers, or by any executed instruction that writes an FPR, or by any executed floating point compare or conversion even if those instructions do not signal a floating point exception.

In this variant, "mstatus_fs_mode" is set to "write_1".

1.6 CLIC

The model can be configured to implement a Core Local Interrupt Controller (CLIC) using parameter "CLICLEVELS"; when non-zero, the CLIC is present with the specified number of interrupt levels (2-256), as described in the RISC-V Core-Local Interrupt Controller specification, and further parameters are made available to configure other aspects of the CLIC. "CLICLEVELS" is zero in this variant, indicating that a CLIC is not implemented.

1.7 Load-Reserved/Store-Conditional Locking

By default, LR/SC locking is implemented automatically by the model and simulator, with a reservation granule defined by the "lr_sc_grain" parameter. It is also possible to implement locking externally to the model in a platform component, using the "LR_address", "SC_address" and "SC_valid" net ports, as described below.

The "LR_address" output net port is written by the model with the address used by a load-reserved instruction as it executes. This port should be connected as an input to the external lock management component, which should record the address, and also that an LR/SC transaction is active.

The "SC_address" output net port is written by the model with the address used by a store-conditional instruction as it executes. This should be connected as an input to the external lock management component, which should compare the address with the previously-recorded load-reserved address, and determine from this (and other implementation-specific constraints) whether the store should succeed. It should then immediately write the Boolean success/fail code to the "SC_valid" input net port of the model. Finally, it should update state to indicate that an LR/SC transaction is no longer active.

It is also possible to write zero to the "SC_valid" input net port at any time outside the context of a store-conditional instruction, which will mark any active LR/SC transaction as invalid.

Irrespective of whether LR/SC locking is implemented internally or externally, taking any exception or interrupt or executing exception-return instructions (e.g. MRET) will always mark any active LR/SC transaction as invalid.

1.8 Active Atomic Operation Indication

The "AMO_active" output net port is written by the model with a code indicating any current atomic memory operation while the instruction is active. The written codes are:

0: no atomic instruction active

- 1: AMOMIN active
- 2: AMOMAX active
- 3: AMOMINU active
- 4: AMOMAXU active
- 5: AMOADD active
- 6: AMOXOR active
- 7: AMOOR active
- 8: AMOAND active
- 9: AMOSWAP active
- 10: LR active
- 11: SC active

1.9 Interrupts

The "reset" port is an active-high reset input. The processor is halted when "reset" goes high and resumes execution from the reset address specified using the "reset_address" parameter or "reset_addr" port when the signal goes low. The "mcause" register is cleared to zero.

The "nmi" port is an active-high NMI input. The processor resumes execution from the address specified using the "nmi_address" parameter or "nmi_addr" port when the NMI signal goes high.

The "mcause" register is cleared to zero.

All other interrupt ports are active high. For each implemented privileged execution level, there are by default input ports for software interrupt, timer interrupt and external interrupt; for example, for Machine mode, these are called "MSWInterrupt", "MTimerInterrupt" and "MExternalInterrupt", respectively. When the N extension is implemented, ports are also present for User mode. Parameter "unimp_int_mask" allows the default behavior to be changed to exclude certain interrupt ports. The parameter value is a mask in the same format as the "mip" CSR; any interrupt corresponding to a non-zero bit in this mask will be removed from the processor and read as zero in "mip", "mie" and "mideleg" CSRs (and Supervisor and User mode equivalents if implemented).

Parameter "external_int_id" can be used to enable extra interrupt ID input ports on each hart. If the parameter is True then when an external interrupt is applied the value on the ID port is sampled and used to fill the Exception Code field in the "mcause" CSR (or the equivalent CSR for other execution levels). For Machine mode, the extra interrupt ID port is called "MExternalInterruptID".

The "deferint" port is an active-high artifact input that, when written to 1, prevents any pendingand-enabled interrupt being taken (normally, such an interrupt would be taken on the next instruction after it becomes pending-and-enabled). The purpose of this signal is to enable alignment with hardware models in step-and-compare usage.

1.10 Debug Mode

The model can be configured to implement Debug mode using parameter "debug_mode". This implements features described in Chapter 4 of the RISC-V External Debug Support specification with version specified by parameter "debug_version" (see References). Some aspects of this mode are not defined in the specification because they are implementation-specific; the model provides infrastructure to allow implementation of a Debug Module using a custom harness. Features added are described below.

Parameter "debug_mode" can be used to specify three different behaviors, as follows:

- 1. If set to value "vector", then operations that would cause entry to Debug mode result in the processor jumping to the address specified by the "debug_address" parameter. It will execute at this address, in Debug mode, until a "dret" instruction causes return to non-Debug mode. Any exception generated during this execution will cause a jump to the address specified by the "dexc_address" parameter.
- 2. If set to value "interrupt", then operations that would cause entry to Debug mode result in the processor simulation call (e.g. opProcessorSimulate) returning, with a stop reason of OP_SR_INTERRUPT. In this usage scenario, the Debug Module is implemented in the simulation harness.
- 3. If set to value "halt", then operations that would cause entry to Debug mode result in the processor halting. Depending on the simulation environment, this might cause a return from the simulation call with a stop reason of OP_SR_HALT, or debug mode might be implemented by another platform component which then restarts the debugged processor again.

1.10.1 Debug State Entry

The specification does not define how Debug mode is implemented. In this model, Debug mode is enabled by a Boolean pseudo-register, "DM". When "DM" is True, the processor is in Debug mode. When "DM" is False, mode is defined by "mstatus" in the usual way.

Entry to Debug mode can be performed in any of these ways:

- 1. By writing True to register "DM" (e.g. using opProcessorRegWrite) followed by simulation of at least one cycle (e.g. using opProcessorSimulate), dcsr cause will be reported as trigger;
- 2. By writing a 1 then 0 to net "haltreq" (using opNetWrite) followed by simulation of at least one cycle (e.g. using opProcessorSimulate);
- 3. By writing a 1 to net "resethaltreq" (using opNetWrite) while the "reset" signal undergoes a negedge transition, followed by simulation of at least one cycle (e.g. using opProcessorSimulate);
- 4. By executing an "ebreak" instruction when Debug mode entry for the current processor mode is enabled by dcsr.ebreakm, dcsr.ebreaks or dcsr.ebreaku.

In all cases, the processor will save required state in "dpc" and "dcsr" and then perform actions described above, depending in the value of the "debug_mode" parameter.

1.10.2 Debug State Exit

Exit from Debug mode can be performed in any of these ways:

- 1. By writing False to register "DM" (e.g. using opProcessorRegWrite) followed by simulation of at least one cycle (e.g. using opProcessorSimulate);
- 2. By executing an "dret" instruction when Debug mode.

In both cases, the processor will perform the steps described in section 4.6 (Resume) of the Debug specification.

1.10.3 Debug Registers

When Debug mode is enabled, registers "dcsr", "dpc", "dscratch0" and "dscratch1" are implemented as described in the specification. These may be manipulated externally by a Debug Module using opProcessorRegRead or opProcessorRegWrite; for example, the Debug Module could write "dcsr" to enable "ebreak" instruction behavior as described above, or read and write "dpc" to emulate stepping over an "ebreak" instruction prior to resumption from Debug mode.

1.10.4 Debug Mode Execution

The specification allows execution of code fragments in Debug mode. A Debug Module implementation can cause execution in Debug mode by the following steps:

- 1. Write the address of a Program Buffer to the program counter using opProcessorPCSet;
- 2. If "debug_mode" is set to "halt", write 0 to pseudo-register "DMStall" (to leave halted state);

3. If entry to Debug mode was handled by exiting the simulation callback, call opProcessorSimulate or opRootModuleSimulate to resume simulation.

Debug mode will be re-entered in these cases:

- 1. By execution of an "ebreak" instruction; or:
- 2. By execution of an instruction that causes an exception.

In both cases, the processor will either jump to the debug exception address, or return control immediately to the harness, with stopReason of OP_SR_INTERRUPT, or perform a halt, depending on the value of the "debug_mode" parameter.

1.10.5 Debug Single Step

When in Debug mode, the processor or harness can cause a single instruction to be executed on return from that mode by setting dcsr.step. After one non-Debug-mode instruction has been executed, control will be returned to the harness. The processor will remain in single-step mode until dcsr.step is cleared.

1.10.6 Debug Ports

Port "DM" is an output signal that indicates whether the processor is in Debug mode

Port "haltreq" is a rising-edge-triggered signal that triggers entry to Debug mode (see above).

Port "resethaltreq" is a level-sensitive signal that triggers entry to Debug mode after reset (see above).

1.11 Debug Mask

It is possible to enable model debug messages in various categories. This can be done statically using the "override_debugMask" parameter, or dynamically using the "debugflags" command. Enabled messages are specified using a bitmask value, as follows:

Value 0x002: enable debugging of PMP and virtual memory state;

Value 0x004: enable debugging of interrupt state.

All other bits in the debug bitmask are reserved and must not be set to non-zero values.

1.12 Integration Support

This model implements a number of non-architectural pseudo-registers and other features to facilitate integration.

1.12.1 CSR Register External Implementation

If parameter "enable_CSR_bus" is True, an artifact 16-bit bus "CSR" is enabled. Slave callbacks installed on this bus can be used to implement modified CSR behavior (use opBusSlaveNew or icmMapExternalMemory, depending on the client API). A CSR with index 0xABC is mapped on the bus at address 0xABC0; as a concrete example, implementing CSR "time" (number 0xC01) externally requires installation of callbacks at address 0xC010 on the CSR bus.

1.12.2 LR/SC Active Address

Artifact register "LRSCAddress" shows the active LR/SC lock address. The register holds all-ones if there is no LR/SC operation active or if LR/SC locking is implemented externally as described above.

1.13 Limitations

Instruction pipelines are not modeled in any way. All instructions are assumed to complete immediately. This means that instruction barrier instructions (e.g. fence.i) are treated as NOPs, with the exception of any Illegal Instruction behavior, which is modeled.

Caches and write buffers are not modeled in any way. All loads, fetches and stores complete immediately and in order, and are fully synchronous. Data barrier instructions (e.g. fence) are treated as NOPs, with the exception of any Illegal Instruction behavior, which is modeled.

Real-world timing effects are not modeled: all instructions are assumed to complete in a single cycle.

Hardware Performance Monitor registers are not implemented and hardwired to zero.

1.14 Verification

All instructions have been extensively tested by Imperas, using tests generated specifically for this model and also reference tests from https://github.com/riscv/riscv-tests.

Also reference tests have been used from various sources including:

https://github.com/riscv/riscv-tests

https://github.com/ucb-bar/riscv-torture

The Imperas OVPsim RISC-V models are used in the RISC-V Foundation Compliance Framework as a functional Golden Reference:

https://github.com/riscv/riscv-compliance

where the simulated model is used to provide the reference signatures for compliance testing. The Imperas OVPsim RISC-V models are used as reference in both open source and commercial instruction stream test generators for hardware design verification, for example:

http://valtrix.in/sting from Valtrix

https://github.com/google/riscv-dv from Google

The Imperas OVPsim RISC-V models are also used by commercial and open source RISC-V Core RTL developers as a reference to ensure correct functionality of their IP.

1.15 References

The Model details are based upon the following specifications:

RISC-V Instruction Set Manual, Volume I: User-Level ISA (User Architecture Version 20190305-Base-Ratification)

RISC-V Instruction Set Manual, Volume II: Privileged Architecture (Privileged Architecture Version 20190405-Priv-MSU-Ratification)

Instruction Extensions

RISCV processors may add various custom extensions to the basic RISC-V architecture. This processor has been extended, using an extension library, to add Transactional Memory instructions to the Custom0 opcode space.

To enable this extension the read-only CSR register 'tm_cfg' must be initialized to the value 1.

2.1 Custom Instructions

This model includes the following custom instructions.

2.1.1 xend

31	25	24	20	19	15	14	12	11	7	6	0
0000	000	000	000	000	000	(010		r		Custom0
											0001011

end transaction

The xend instruction will terminate an active transaction, committing the cached memory values to memory.

If no transaction is currently active the xabort instruction is a nop.

2.1.2 xbegin

31	25	24	20	19	15	14	12	11	7	6	0
0000	0000	000	000	000	00	01		0000	00		om0
										0001	011

begin transaction

The value returned in the rd register by the xbegin instruction will be 0 when the transaction has successfully started.

If the transaction subsequently aborts, a jump to the instruction following the xbegin instruction

with the register state of the processor restored to the values when the xbegin instruction was executed but with the following bits set in the rd register indicating the cause(s) for the abort:

- Bit 0: a memory conflict occurred with another transaction.
- Bit 1: another xbegin instruction was executed while this transaction was active.
- Bit 2: an xabort instruction executed during transaction (See bits 8:15).
- Bit 3: an exception or return from exception occurred during the transaction.
- Bit 4: TM buffer overflow too many cache lines needed.
- Bits 8:15: if bit 2 is set then bits 8:15 = bits 7:0 of value passed to xabort, otherwise 0.

2.1.3 xabort

31	25	24	20	19	15	14		12	11	,	6	0
0000	000	000	000	000	000		100		(00000	Custom0	,
											0001011	

abort transaction

The xabort transaction instruction will cause a current transaction to abort. The code returned to the aborted xbegin instruction will have bit 2 set and bits 7:15 of the code will contain bits 0:7 of the rsrc register specified on the xabort instruction.

If no transaction is currently active the xabort instruction is a nop.

2.1.4 wfe

31	25	24	20	19	15	14	12	11	7	6	0
0000	000	000	000	000	000		10		00000	Cu	ıstom0
										00	01011

wait for event hint

The wfe instruction is a hint that the processor is waiting for an external event before it can proceed. In the simulator, this tells the model to suspend execution until the end of the current simulated quantum of instructions for this processor. (This is the equivalent of executing NOP instructions for the remainder of the quantum, but is more efficient for the simulator.)

Hardware implementations might put the processor in a low power mode until an interrupt or other signal occurs.

Instruction Extensions

RISCV processors may add various custom extensions to the basic RISC-V architecture. This processor has been extended, using an extension library, to add FIFO instructions to the Custom0 opcode space, and FIFO ports.

3.1 Custom Instructions

This model includes two FIFO instructions Note: these are blocking instructions.

3.1.1 pushb

31	25	24	20	19	15	14	12	11	7	6	0
(0000000	000	000	000	000	000		Rdata		Custom0 0001011	
	(=)									0001	.011

push(Rdata) - block if full

3.1.2 popb

31	25	24	20	19	15	14	12	11	7	6	0
0000000)	000	00	000	00	(001	Rda	ta		stom0 01011

pop(Rdata) - block if empty

Configuration

4.1 Location

This model's VLNV is vendor.com/processor/riscv/1.0.

The model source is usually at:

\$IMPERAS_HOME/ImperasLib/source/vendor.com/processor/riscv/1.0

The model binary is usually at:

\$IMPERAS_HOME/lib/\$IMPERAS_ARCH/ImperasLib/vendor.com/processor/riscv/1.0

4.2 GDB Path

The default GDB for this model is: \$IMPERAS_HOME/lib/\$IMPERAS_ARCH/gdb/riscv-none-embed-gdb.

4.3 Semi-Host Library

The default semi-host library file is riscv.ovpworld.org/semihosting/pk/1.0

4.4 Processor Endian-ness

This is a LITTLE endian model.

4.5 QuantumLeap Support

This processor is qualified to run in a QuantumLeap enabled simulator.

4.6 Processor ELF code

The ELF code supported by this model is: 0xf3.

All Variants in this model

This model has these variants

Variant	Description
RV32X	
RV64X	(described in this document)

Table 5.1: All Variants in this model

Bus Master Ports

This model has these bus master ports.

Name	min	max	Connect?	Description
INSTRUCTION	32	64	mandatory	Instruction bus
DATA	32	64	optional	Data bus

Table 6.1: Bus Master Ports

Bus Slave Ports

This model has no bus slave ports.

Net Ports

This model has these net ports.

Name	Type	Connect?	Description
reset	input	optional	Reset
reset_addr	input	optional	externally-applied reset address
nmi	input	optional	NMI
nmi_addr	input	optional	externally-applied NMI address
MSWInterrupt	input	optional	Machine software interrupt
MTimerInterrupt	input	optional	Machine timer interrupt
MExternalInterrupt	input	optional	Machine external interrupt
LocalInterrupt5	input	optional	Local Interrupt 5
LocalInterrupt6	input	optional	Local Interrupt 6
irq_ack_o	output	optional	interrupt acknowledge (pulse)
irq_id_o	output	optional	acknowledged interrupt id (valid during
			irq_ack_o pulse)
sec_lvl_o	output	optional	current privilege level
LR_address	output	optional	Port written with effective address for LR
			instruction
$SC_{-}address$	output	optional	Port written with effective address for SC
			instruction
SC_{-} valid	input	optional	SC_address valid input signal
AMO_active	output	optional	Port written with code indicating active
			AMO
deferint	input	optional	Artifact signal causing interrupts to be
			held off when high

Table 8.1: Net Ports

FIFO Ports

This model has these FIFO ports.

Name	Type	Bit width	Connect?	Description
fifoPortIn	input	32	optional	
fifoPortOut	output	32	optional	

Table 9.1: FIFO Ports

Formal Parameters

Name	Type	Description
Fundamental		*
variant	Enumeration	Selects variant (either a generic UISA or a specific model)
user_version	Enumeration	Specify required User Architecture version (2.2, 2.3 or 20190305)
priv_version	Enumeration	Specify required Privileged Architecture version (1.10, 1.11, 20190405 or
		master)
endian	Endian	Model endian
endianFixed	Boolean	Specify that data endianness is fixed (mstatus.{MBE,SBE,UBE} fields are
		read-only)
misa_MXL	Uns32	Override default value of misa.MXL
misa_Extensions	Uns32	Override default value of misa. Extensions
add_Extensions	String	Add extensions specified by letters to misa. Extensions (for example, specify
		"VD" to add V and D features)
misa_Extensions_mask	Uns32	Override mask of writable bits in misa. Extensions
add_Extensions_mask	String	Add extensions specified by letters to mask of writable bits in
		misa.Extensions (for example, specify "VD" to add V and D features)
Floating_Point		
$mstatus_fs_mode$	Enumeration	Specify conditions causing update of mstatus.FS to dirty (write_1, write_any
		or always_dirty)
d_requires_f	Boolean	If D and F extensions are separately enabled in the misa CSR, whether D
		is enabled only if F is enabled
mstatus_FS	Uns32	Override default value of mstatus.FS (initial state of floating point unit)
Zfh	Boolean	Specify that Zfh is implemented (IEEE half-precision floating point is sup-
		ported)
Zfinx_version	Enumeration	Specify that Zfinx is implemented (use integer register file for floating point
		instructions) (none or 0.4)
Debug		
debug_mode	Enumeration	Specify how Debug mode is implemented (none, vector, interrupt or halt)
Simulation_Artifact		
ABI_d	Boolean	Specify whether D registers are used for parameters (ABI SemiHosting)
verbose	Boolean	Specify verbose output messages
enable_CSR_bus	Boolean	Add artifact CSR bus port, allowing CSR registers to be externally imple-
		mented
CSR_remap	String	Comma-separated list of CSR number mappings, each of the form <csr-< td=""></csr-<>
		Name>= <number></number>
Memory		
unaligned	Boolean	Specify whether the processor supports unaligned memory accesses
unalignedAMO	Boolean	Specify whether the processor supports unaligned memory accesses for AMO
		instructions
lr_sc_grain	Uns32	Specify byte granularity of ll/sc lock region (constrained to a power of two)
PMP_grain	Uns32	Specify PMP region granularity, G (0 =>4 bytes, 1 =>8 bytes, etc)

PMP_registers	Uns32	Specify the number of implemented PMP address registers
PMP_max_page	Uns32	Specify the maximum size of PMP region to map if non-zero (may improve
r		performance; constrained to a power of two)
PMP_decompose	Boolean	Whether unaligned PMP accesses are decomposed into separate aligned ac-
•		cesses
Instruction_CSR_Behavior		
wfi_is_nop	Boolean	Specify whether WFI should be treated as a NOP (if not, halt while waiting
1		for interrupts)
counteren_mask	Uns32	Specify hardware-enforced mask of writable bits in mcounteren/scounteren
		registers
noinhibit_mask	Uns32	Specify hardware-enforced mask of always-zero bits in mcountinhibit register
cycle_undefined	Boolean	Specify that the cycle CSR is undefined (reads to it are emulated by a
		Machine mode trap)
time_undefined	Boolean	Specify that the time CSR is undefined (reads to it are emulated by a Ma-
		chine mode trap)
instret_undefined	Boolean	Specify that the instret CSR is undefined (reads to it are emulated by a
		Machine mode trap)
Interrupts_Exceptions		*/
mtvec_is_ro	Boolean	Specify whether mtvec CSR is read-only
tvec_align	Uns32	Specify hardware-enforced alignment of mtvec/stvec/utvec when Vectored
		interrupt mode enabled
ecode_mask	Uns64	Specify hardware-enforced mask of writable bits in xcause.ExceptionCode
ecode_nmi	Uns64	Specify xcause.ExceptionCode for NMI
tval_zero	Boolean	Specify whether mtval/stval/utval are hard wired to zero
tval_zero_ebreak	Boolean	Specify whether mtval/stval/utval are set to zero by an ebreak
tval_ii_code	Boolean	Specify whether mtval/stval contain faulting instruction bits on illegal in-
		struction exception
xret_preserves_lr	Boolean	Whether an xRET instruction preserves the value of LR
reset_address	Uns64	Override reset vector address
nmi_address	Uns64	Override NMI vector address
local_int_num	Uns32	Specify number of supplemental local interrupts
unimp_int_mask	Uns64	Specify mask of unimplemented interrupts (e.g. 1<<9 indicates Supervisor
	0 0 -	external interrupt unimplemented)
force_mideleg	Uns64	Specify mask of interrupts always delegated to lower-priority execution level
		from Machine execution level
no_ideleg	Uns64	Specify mask of interrupts that cannot be delegated to lower-priority execu-
		tion levels
no_edeleg	Uns64	Specify mask of exceptions that cannot be delegated to lower-priority exe-
		cution levels
external_int_id	Boolean	Whether to add nets allowing External Interrupt ID codes to be forced
CSR_Masks		
mtvec_mask	Uns64	Specify hardware-enforced mask of writable bits in mtvec register
MXL_writable	Boolean	Specify that misa.MXL is writable (feature under development)
UXL_writable	Boolean	Specify that mstatus.UXL is writable (feature under development)
Trigger		
trigger_num	Uns32	Specify the number of implemented hardware triggers
CSR_Defauts		1
mvendorid	Uns64	Override mvendorid register
marchid	Uns64	Override marchid register
mimpid	Uns64	Override mimpid register
mhartid	Uns64	Override mhartid register (or first mhartid of an incrementing sequence if
	011001	this is an SMP variant)
mtvec	Uns64	Override mtvec register
Fast_Interrupt	011004	5 - 522745 MIC 105 105002
CLICLEVELS	Uns32	Specify number of interrupt levels implemented by CLIC, or 0 if CLIC absent
OPTOPE A PER	0.11502	Specify number of interrupt levels implemented by OLIO, of the OLIO absent

Table 10.1: Parameters that can be set in: Hart

10.1 Extension Parameters

Name	Type	Description
FIFO_bits	Uns32	Specify FIFO element bits

Table 10.2: Parameters for fifoExtensions

Name	Type	Description
diagnosticlevel	Uns32	Override the initial diagnostic level
variant	Uns32	Override the configured variant

Table 10.3: Parameters for tmExtensions

10.2 Parameters with enumerated types

10.2.1 Parameter user_version

Set to this value	Description
2.2	User Architecture Version 2.2
2.3	Deprecated and equivalent to 20190305
20190305	User Architecture Version 20190305-Base-Ratification

Table 10.4: Values for Parameter user_version

10.2.2 Parameter priv_version

Set to this value	Description
1.10	Privileged Architecture Version 1.10
1.11	Deprecated and equivalent to 20190405
20190405	Privileged Architecture Version 20190405-Priv-MSU-Ratification
master	Privileged Architecture Master Branch (1.12 draft)

Table 10.5: Values for Parameter priv_version

10.2.3 Parameter mstatus_fs_mode

Set to this value	Description
write_1	Any non-zero flag result sets mstatus.fs dirty
write_any	Any write of flags sets mstatus.fs dirty
always_dirty	mstatus.fs is either off or dirty

Table 10.6: Values for Parameter mstatus_fs_mode

10.2.4 Parameter debug_mode

Set to this value	Description
none	Debug mode not implemented
vector	Debug mode implemented by execution at vector
interrupt	Debug mode implemented by interrupt
halt	Debug mode implemented by halt

Table 10.7: Values for Parameter debug_mode

10.2.5 Parameter Zfinx_version

Set to this value	Description
none	Zfinx not implemented
0.4	Zfinx version 0.4

Table 10.8: Values for Parameter Zfinx_version

Execution Modes

Mode	Code	Description
User	0	User mode
Machine	3	Machine mode

Table 11.1: Modes implemented in: Hart

Exceptions

Exception	Code	Description
InstructionAddressMisaligned	0	Fetch from unaligned address
InstructionAccessFault	1	No access permission for fetch
IllegalInstruction	2	Undecoded, unimplemented or disabled instruc-
		tion
Breakpoint	3	EBREAK instruction executed
LoadAddressMisaligned	4	Load from unaligned address
LoadAccessFault	5	No access permission for load
StoreAMOAddressMisaligned	6	Store/atomic memory operation at unaligned
		address
StoreAMOAccessFault	7	No access permission for store/atomic memory
		operation
EnvironmentCallFromUMode	8	ECALL instruction executed in User mode
EnvironmentCallFromMMode	11	ECALL instruction executed in Machine mode
InstructionPageFault	12	Page fault at fetch address
LoadPageFault	13	Page fault at load address
StoreAMOPageFault	15	Page fault at store/atomic memory operation
		address
EXCEPT24	24	Custom Exception 24
MSWInterrupt	67	Machine software interrupt
MTimerInterrupt	71	Machine timer interrupt
MExternalInterrupt	75	Machine external interrupt
LocalInterrupt5	85	Local interrupt 5
LocalInterrupt6	86	Local interrupt 6

Table 12.1: Exceptions implemented in: Hart

Hierarchy of the model

A CPU core may be configured to instance many processors of a Symmetrical Multi Processor (SMP). A CPU core may also have sub elements within a processor, for example hardware threading blocks.

OVP processor models can be written to include SMP blocks and to have many levels of hierarchy. Some OVP CPU models may have a fixed hierarchy, and some may be configured by settings in a configuration register. Please see the register definitions of this model.

This model documentation shows the settings and hierarchy of the default settings for this model variant.

Level 1: Hart 13.1

This level in the model hierarchy has 4 commands.

This level in the model hierarchy has 5 register groups:

Group name	Registers
Core	33
Floating_point	32
User_Control_and_Status	35
Machine_Control_and_Status	100
Integration_support	2

Table 13.1: Register groups

This level in the model hierarchy has no children.

Model Commands

A Processor model can implement one or more **Model Commands** available to be invoked from the simulator command line, from the OP API or from the Imperas Multiprocessor Debugger.

14.1 Level 1: Hart

14.1.1 printCustomRegs

14.1.1.1 Argument description

Show values of all custom registers

14.1.2 isync

specify instruction address range for synchronous execution

Argument	Type	Description		
-addresshi	Uns64	end address of synchronous execution range		
-addresslo	Uns64	start address of synchronous execution range		

Table 14.1: isync command arguments

14.1.3 itrace

enable or disable instruction tracing

Argument	Type	Description
-after	Uns64	apply after this many instructions
-enable	Boolean	enable instruction tracing
-instructioncount	Boolean	include the instruction number in each trace
-off	Boolean	disable instruction tracing
-on	Boolean	enable instruction tracing
-registerchange	Boolean	show registers changed by this instruction
-registers	Boolean	show registers after each trace

Table 14.2: itrace command arguments

14.1.4 diagnostic

Set how much additional information is reported for the library

Argument	Type	Description
-level	Int32	Higher numbers print more diagnostic informa-
		tion $0 = \text{off (initial) } 1 = \text{startup and shutdown}$
		2 = changes of major modes, infrequent com-
		mands $3 = \text{full noisy}$

Table 14.3: diagnostic command arguments

Registers

15.1 Level 1: Hart

15.1.1 Core

Registers at level:1, type:Hart group:Core

Name	Bits	Initial-Hex	RW	Description
zero	64	0	r-	
ra	64	0	rw	
sp	64	0	rw	stack pointer
gp	64	0	rw	
tp	64	0	rw	
t0	64	0	rw	
t1	64	0	rw	
t2	64	0	rw	
s0	64	0	rw	
s1	64	0	rw	
a0	64	0	rw	
a1	64	0	rw	
a2	64	0	rw	
a3	64	0	rw	
a4	64	0	rw	
a5	64	0	rw	
a6	64	0	rw	
a7	64	0	rw	
s2	64	0	rw	
s3	64	0	rw	
s4	64	0	rw	
s5	64	0	rw	
s6	64	0	rw	
s7	64	0	rw	
s8	64	0	rw	
s9	64	0	rw	
s10	64	0	rw	
s11	64	0	rw	
t3	64	0	rw	
t4	64	0	rw	
t5	64	0	rw	
t6	64	0	rw	
pc	64	0	rw	program counter

Table 15.1: Registers at level 1, type:Hart group:Core

15.1.2 Floating_point

Registers at level:1, type:Hart group:Floating_point

Name	Bits	Initial-Hex	RW	Description
ft0	64	0	rw	
ft1	64	0	rw	
ft2	64	0	rw	
ft3	64	0	rw	
ft4	64	0	rw	
ft5	64	0	rw	
ft6	64	0	rw	
ft7	64	0	rw	
fs0	64	0	rw	
fs1	64	0	rw	
fa0	64	0	rw	
fa1	64	0	rw	
fa2	64	0	rw	
fa3	64	0	rw	
fa4	64	0	rw	
fa5	64	0	rw	
fa6	64	0	rw	
fa7	64	0	rw	
fs2	64	0	rw	
fs3	64	0	rw	
fs4	64	0	rw	
fs5	64	0	rw	
fs6	64	0	rw	
fs7	64	0	rw	
fs8	64	0	rw	
fs9	64	0	rw	
fs10	64	0	rw	
fs11	64	0	rw	
ft8	64	0	rw	
ft9	64	0	rw	
ft10	64	0	rw	
ft11	64	0	rw	

Table 15.2: Registers at level 1, type:Hart group:Floating_point

15.1.3 User_Control_and_Status

Registers at level:1, type:Hart group:User_Control_and_Status

Name	Bits	Initial-Hex	RW	Description
fflags	64	0	rw	Floating-Point Flags
frm	64	0	rw	Floating-Point Rounding Mode
fcsr	64	0	rw	Floating-Point Control and Status
cycle	64	0	r-	Cycle Counter
time	64	0	r-	Timer
instret	64	0	r-	Instructions Retired
hpmcounter3	64	0	r-	Performance Monitor Counter 3

hpmcounter4	64	0	r-	Performance Monitor Counter 4
hpmcounter5	64	0	r-	Performance Monitor Counter 5
hpmcounter6	64	0	r-	Performance Monitor Counter 6
hpmcounter7	64	0	r-	Performance Monitor Counter 7
hpmcounter8	64	0	r-	Performance Monitor Counter 8
hpmcounter9	64	0	r-	Performance Monitor Counter 9
hpmcounter10	64	0	r-	Performance Monitor Counter 10
hpmcounter11	64	0	r-	Performance Monitor Counter 11
hpmcounter12	64	0	r-	Performance Monitor Counter 12
hpmcounter13	64	0	r-	Performance Monitor Counter 13
hpmcounter14	64	0	r-	Performance Monitor Counter 14
hpmcounter15	64	0	r-	Performance Monitor Counter 15
hpmcounter16	64	0	r-	Performance Monitor Counter 16
hpmcounter17	64	0	r-	Performance Monitor Counter 17
hpmcounter18	64	0	r-	Performance Monitor Counter 18
hpmcounter19	64	0	r-	Performance Monitor Counter 19
hpmcounter20	64	0	r-	Performance Monitor Counter 20
hpmcounter21	64	0	r-	Performance Monitor Counter 21
hpmcounter22	64	0	r-	Performance Monitor Counter 22
hpmcounter23	64	0	r-	Performance Monitor Counter 23
hpmcounter24	64	0	r-	Performance Monitor Counter 24
hpmcounter25	64	0	r-	Performance Monitor Counter 25
hpmcounter26	64	0	r-	Performance Monitor Counter 26
hpmcounter27	64	0	r-	Performance Monitor Counter 27
hpmcounter28	64	0	r-	Performance Monitor Counter 28
hpmcounter29	64	0	r-	Performance Monitor Counter 29
hpmcounter30	64	0	r-	Performance Monitor Counter 30
hpmcounter31	64	0	r-	Performance Monitor Counter 31

Table 15.3: Registers at level 1, type:Hart group:User_Control_and_Status

15.1.4 Machine_Control_and_Status

Registers at level:1, type:Hart group:Machine_Control_and_Status

Name	Bits	Initial-Hex	RW	Description
mstatus*	64	2 00000000	rw	Machine Status
misa	64	80000000	rw	ISA and Extensions
		0090112d		
mie	64	0	rw	Machine Interrupt Enable
mtvec	64	0	rw	Machine Trap-Vector Base-Address
mcounteren	64	0	rw	Machine Counter Enable
mcountinhibit	64	0	rw	Machine Counter Inhibit
mhpmevent3	64	0	rw	Machine Performance Monitor Event Select 3
mhpmevent4	64	0	rw	Machine Performance Monitor Event Select 4
mhpmevent5	64	0	rw	Machine Performance Monitor Event Select 5
mhpmevent6	64	0	rw	Machine Performance Monitor Event Select 6
mhpmevent7	64	0	rw	Machine Performance Monitor Event Select 7
mhpmevent8	64	0	rw	Machine Performance Monitor Event Select 8
mhpmevent9	64	0	rw	Machine Performance Monitor Event Select 9
mhpmevent10	64	0	rw	Machine Performance Monitor Event Select 10
mhpmevent11	64	0	rw	Machine Performance Monitor Event Select 11
mhpmevent12	64	0	rw	Machine Performance Monitor Event Select 12
mhpmevent13	64	0	rw	Machine Performance Monitor Event Select 13
mhpmevent14	64	0	rw	Machine Performance Monitor Event Select 14
mhpmevent15	64	0	rw	Machine Performance Monitor Event Select 15

mbpmevent16					
mhpmewnt15	mhpmevent16	-		rw	Machine Performance Monitor Event Select 16
Imhipmewent120	*		_	rw	
Image: Performance Monitor Event Select 20 Image: Performance Monitor Event Select 21 Image: Performance Monitor Event Select 22 Image: Performance Monitor Event Select 23 Image: Performance Monitor Event Select 24 Image: Performance Monitor Event Select 25 Image: Performance Monitor Event Select 25 Image: Performance Monitor Event Select 26 Image: Performance Monitor Event Select 26 Image: Performance Monitor Event Select 27 Image: Performance Monitor Event Select 27 Image: Performance Monitor Event Select 29 Image: Performance Monitor Event Select 29 Image: Performance Monitor Event Select 30 Image: Performance Monitor Event Select 30 Image: Performance Monitor Event Select 31 Image: Performance Monitor Event Select 32 Image: Performance Monitor Select 31 Image: Performance Monito	mhpmevent18	64	0	rw	
Image: Properties 1999 1			0	rw	
Imponeent 22	mhpmevent20	64	0	rw	Machine Performance Monitor Event Select 20
mhpmevent23	mhpmevent21	64	0	rw	Machine Performance Monitor Event Select 21
mhpmevent24	mhpmevent22	64	0	rw	Machine Performance Monitor Event Select 22
mhpmevent25	mhpmevent23	64	0	rw	Machine Performance Monitor Event Select 23
mhpmevent28	mhpmevent24	64	0	rw	Machine Performance Monitor Event Select 24
mhpmevent27	mhpmevent25	64	0	rw	Machine Performance Monitor Event Select 25
mhpmevent28	mhpmevent26	64	0	rw	Machine Performance Monitor Event Select 26
mhpmevent29	mhpmevent27	64	0	rw	Machine Performance Monitor Event Select 27
mhpmevent30 64 0 rw Machine Performance Monitor Event Select 30 mhpmevent31 64 0 rw Machine Performance Monitor Event Select 31 mscratch 64 0 rw Machine Exception Program Counter meause 64 0 rw Machine Cause mtval 64 0 rw Machine Trap Value mip 64 0 rw Machine Trap Value mip 64 0 rw Mysical Memory Protection Configuration 0 pmpefg2 64 0 rw Physical Memory Protection Address 0 pmpaddr1 64 0 rw Physical Memory Protection Address 1 pmpaddr2 64 0 rw Physical Memory Protection Address 2 pmpaddr3 64 0 rw Physical Memory Protection Address 3 pmpaddr4 64 0 rw Physical Memory Protection Address 6 pmpaddr5 64 0 rw Physical Memory Protection Address 7 pmpaddr9	mhpmevent28	64	0	rw	Machine Performance Monitor Event Select 28
mhpmevent30 64 0 rw Machine Performance Monitor Event Select 30 mhpmevent31 64 0 rw Machine Performance Monitor Event Select 31 mscratch 64 0 rw Machine Exception Program Counter meause 64 0 rw Machine Cause mtval 64 0 rw Machine Trap Value mip 64 0 rw Machine Trap Value mip 64 0 rw Mysical Memory Protection Configuration 0 pmpefg2 64 0 rw Physical Memory Protection Address 0 pmpaddr1 64 0 rw Physical Memory Protection Address 1 pmpaddr2 64 0 rw Physical Memory Protection Address 2 pmpaddr3 64 0 rw Physical Memory Protection Address 3 pmpaddr4 64 0 rw Physical Memory Protection Address 6 pmpaddr5 64 0 rw Physical Memory Protection Address 7 pmpaddr9	*	64	0	rw	
mhpmevent31 64 0 rw Machine Performance Monitor Event Select 31 mscratch 64 0 rw Machine Exception Program Counter meause 64 0 rw Machine Exception Program Counter mtval 64 0 rw Machine Therrupt Pending mip 64 0 rw Machine Interrupt Pending pmpefg9 64 0 rw Physical Memory Protection Configuration 0 pmpddr0 64 0 rw Physical Memory Protection Configuration 2 pmpaddr1 64 0 rw Physical Memory Protection Address 0 pmpaddr2 64 0 rw Physical Memory Protection Address 1 pmpaddr3 64 0 rw Physical Memory Protection Address 2 pmpaddr3 64 0 rw Physical Memory Protection Address 4 pmpaddr5 64 0 rw Physical Memory Protection Address 6 pmpaddr5 64 0 rw Physical Memory Protection Address 7		64	0	rw	Machine Performance Monitor Event Select 30
mscratch 64 0 rw Machine Scratch mepc 64 0 rw Machine Exception Program Counter mcause 64 0 rw Machine Cause mtval 64 0 rw Machine Interrupt Pending pmpedg0 64 0 rw Physical Memory Protection Configuration 0 pmpedg1 64 0 rw Physical Memory Protection Configuration 2 pmpaddr0 64 0 rw Physical Memory Protection Address 0 pmpaddr1 64 0 rw Physical Memory Protection Address 1 pmpaddr3 64 0 rw Physical Memory Protection Address 2 pmpaddr4 64 0 rw Physical Memory Protection Address 3 pmpaddr4 64 0 rw Physical Memory Protection Address 4 pmpaddr6 64 0 rw Physical Memory Protection Address 6 pmpaddr7 64 0 rw Physical Memory Protection Address 7 pmpaddr19 <td< td=""><td></td><td>64</td><td>0</td><td>rw</td><td></td></td<>		64	0	rw	
mepc 64 0 rw Machine Exception Program Counter mcause 64 0 rw Machine Trap Value mip 64 0 rw Machine Interrupt Pending pmpcfg0 64 0 rw Physical Memory Protection Configuration 0 pmpddr0 64 0 rw Physical Memory Protection Configuration 2 pmpaddr0 64 0 rw Physical Memory Protection Address 0 pmpaddr1 64 0 rw Physical Memory Protection Address 1 pmpaddr2 64 0 rw Physical Memory Protection Address 2 pmpaddr3 64 0 rw Physical Memory Protection Address 3 pmpaddr4 64 0 rw Physical Memory Protection Address 6 pmpaddr5 64 0 rw Physical Memory Protection Address 6 pmpaddr6 64 0 rw Physical Memory Protection Address 7 pmpaddr10 64 0 rw Physical Memory Protection Address 10					
mcause 64 0 rw Machine Cause mtval 64 0 rw Machine Trap Value mip 64 0 rw Machine Interrupt Pending pmpcfg0 64 0 rw Physical Memory Protection Configuration 2 pmpaddr0 64 0 rw Physical Memory Protection Address 0 pmpaddr1 64 0 rw Physical Memory Protection Address 1 pmpaddr2 64 0 rw Physical Memory Protection Address 2 pmpaddr3 64 0 rw Physical Memory Protection Address 3 pmpaddr4 64 0 rw Physical Memory Protection Address 4 pmpaddr6 64 0 rw Physical Memory Protection Address 6 pmpaddr6 64 0 rw Physical Memory Protection Address 6 pmpaddr9 64 0 rw Physical Memory Protection Address 9 pmpaddr10 64 0 rw Physical Memory Protection Address 12 pmpaddr10 <		64	0		
miyal 64 0 rw Machine Trap Value mip 64 0 rw Machine Interrupt Pending mppefg0 64 0 rw Physical Memory Protection Configuration 0 pmpcfg2 64 0 rw Physical Memory Protection Configuration 2 pmpaddr0 64 0 rw Physical Memory Protection Address 0 pmpaddr1 64 0 rw Physical Memory Protection Address 1 pmpaddr2 64 0 rw Physical Memory Protection Address 1 pmpaddr3 64 0 rw Physical Memory Protection Address 2 pmpaddr4 64 0 rw Physical Memory Protection Address 4 pmpaddr5 64 0 rw Physical Memory Protection Address 4 pmpaddr6 64 0 rw Physical Memory Protection Address 5 pmpaddr6 64 0 rw Physical Memory Protection Address 6 pmpaddr7 64 0 rw Physical Memory Protection Address 7 pmpaddr8 64 0 rw Physical Memory Protection Address 7 pmpaddr9 64 0 rw Physical Memory Protection Address 8 pmpaddr10 64 0 rw Physical Memory Protection Address 8 pmpaddr10 64 0 rw Physical Memory Protection Address 9 pmpaddr10 64 0 rw Physical Memory Protection Address 10 pmpaddr11 64 0 rw Physical Memory Protection Address 10 pmpaddr12 64 0 rw Physical Memory Protection Address 11 pmpaddr13 64 0 rw Physical Memory Protection Address 12 pmpaddr14 64 0 rw Physical Memory Protection Address 13 pmpaddr15 64 0 rw Physical Memory Protection Address 13 pmpaddr16 64 0 rw Physical Memory Protection Address 14 pmpaddr17 64 0 rw Physical Memory Protection Address 15 pmpaddr18 64 0 rw Physical Memory Protection Address 16 pmpaddr19 64 0 rw Machine Performance Monitor Counter 3 mhpmcounter 64 0 rw Machine Performance Monitor Counter 3 mhpmcounter 64 0 rw Machine Performance Monitor Counter 5 mhpmcounter 64 0 rw Machine Performance Monitor Counter 7 mhpmcounter 64 0 rw Machine Performance Monitor Counter 7 mhpmcounter 64 0 rw Machine Performance Monitor Counter 10 mhpmcounter 64 0 rw Machine Performance Monitor Counter 10 mhpmcounter 64 0 rw Machine Performance Monitor Counter 11 mhpmcounter 64 0 rw Machine Performance Monitor Counter 11 mhpmcounter 64 0 rw Machine Performance Monitor Counter 13 mhpmcounter 64 0 rw Machine Performance Monitor Counter 15 mhpmcou				1	
mip 64 0 rw Machine Interrupt Pending pmpcfg0 64 0 rw Physical Memory Protection Configuration 0 pmpcfg2 64 0 rw Physical Memory Protection Configuration 2 pmpaddr0 64 0 rw Physical Memory Protection Address 0 pmpaddr1 64 0 rw Physical Memory Protection Address 2 pmpaddr3 64 0 rw Physical Memory Protection Address 3 pmpaddr4 64 0 rw Physical Memory Protection Address 4 pmpaddr5 64 0 rw Physical Memory Protection Address 5 pmpaddr6 64 0 rw Physical Memory Protection Address 6 pmpaddr7 64 0 rw Physical Memory Protection Address 7 pmpaddr9 64 0 rw Physical Memory Protection Address 8 pmpaddr10 64 0 rw Physical Memory Protection Address 10 pmpaddr11 64 0 rw Physical Memory Protection Address 12		-	_	_	
pmpefg0 64 0 rw Physical Memory Protection Configuration 0 pmpefg2 64 0 rw Physical Memory Protection Configuration 2 pmpaddr0 64 0 rw Physical Memory Protection Address 0 pmpaddr1 64 0 rw Physical Memory Protection Address 1 pmpaddr2 64 0 rw Physical Memory Protection Address 2 pmpaddr3 64 0 rw Physical Memory Protection Address 3 pmpaddr4 64 0 rw Physical Memory Protection Address 4 pmpaddr5 64 0 rw Physical Memory Protection Address 5 pmpaddr6 64 0 rw Physical Memory Protection Address 6 pmpaddr6 64 0 rw Physical Memory Protection Address 7 pmpaddr7 64 0 rw Physical Memory Protection Address 7 pmpaddr9 64 0 rw Physical Memory Protection Address 7 pmpaddr9 64 0 rw Physical Memory Protection Address 8 pmpaddr10 64 0 rw Physical Memory Protection Address 10 pmpaddr11 64 0 rw Physical Memory Protection Address 10 pmpaddr12 64 0 rw Physical Memory Protection Address 11 pmpaddr13 64 0 rw Physical Memory Protection Address 12 pmpaddr14 64 0 rw Physical Memory Protection Address 12 pmpaddr15 64 0 rw Physical Memory Protection Address 14 pmpaddr15 64 0 rw Physical Memory Protection Address 14 pmpaddr15 64 0 rw Physical Memory Protection Address 14 pmpaddr15 64 0 rw Machine Cycle Counter minstret 64 0 rw Machine Performance Monitor Counter 3 mhpmcounter3 64 0 rw Machine Performance Monitor Counter 4 mhpmcounter4 64 0 rw Machine Performance Monitor Counter 5 mhpmcounter6 64 0 rw Machine Performance Monitor Counter 7 mhpmcounter7 64 0 rw Machine Performance Monitor Counter 7 mhpmcounter9 64 0 rw Machine Performance Monitor Counter 9 mhpmcounter10 64 0 rw Machine Performance Monitor Counter 10 mhpmcounter11 64 0 rw Machine Performance Monitor Counter 11 mhpmcounter12 64 0 rw Machine Performance Monitor Counter 12 mhpmcounter13 64 0 rw Machine Performance Monitor Counter 11 mhpmcounter15 64 0 rw Machine Performance Monitor Counter 11 mhpmcounter15 64 0 rw Machine Performance Monitor Counter 13 mhpmcounter15 64 0 rw Machine Performance Monitor Counter 14 mhpmcounter15 64 0 rw Machine Performance Monitor Counter 15 mhpmcoun					
pmpefg2 64 0 rw Physical Memory Protection Configuration 2 pmpaddr1 64 0 rw Physical Memory Protection Address 1 pmpaddr2 64 0 rw Physical Memory Protection Address 2 pmpaddr3 64 0 rw Physical Memory Protection Address 3 pmpaddr4 64 0 rw Physical Memory Protection Address 4 pmpaddr5 64 0 rw Physical Memory Protection Address 5 pmpaddr6 64 0 rw Physical Memory Protection Address 6 pmpaddr7 64 0 rw Physical Memory Protection Address 7 pmpaddr8 64 0 rw Physical Memory Protection Address 8 pmpaddr9 64 0 rw Physical Memory Protection Address 10 pmpaddr10 64 0 rw Physical Memory Protection Address 11 pmpaddr12 64 0 rw Physical Memory Protection Address 12 pmpaddr14 64 0 rw Physical Memory Protection Addr	*	-	-	-	1 9
pmpaddr0 64 0 rw Physical Memory Protection Address 0 pmpaddr1 64 0 rw Physical Memory Protection Address 1 pmpaddr2 64 0 rw Physical Memory Protection Address 2 pmpaddr3 64 0 rw Physical Memory Protection Address 3 pmpaddr4 64 0 rw Physical Memory Protection Address 4 pmpaddr5 64 0 rw Physical Memory Protection Address 5 pmpaddr6 64 0 rw Physical Memory Protection Address 6 pmpaddr6 64 0 rw Physical Memory Protection Address 6 pmpaddr7 64 0 rw Physical Memory Protection Address 7 pmpaddr8 64 0 rw Physical Memory Protection Address 8 pmpaddr9 64 0 rw Physical Memory Protection Address 9 pmpaddr9 64 0 rw Physical Memory Protection Address 9 pmpaddr10 64 0 rw Physical Memory Protection Address 10 pmpaddr11 64 0 rw Physical Memory Protection Address 11 pmpaddr12 64 0 rw Physical Memory Protection Address 11 pmpaddr13 64 0 rw Physical Memory Protection Address 12 pmpaddr14 64 0 rw Physical Memory Protection Address 13 pmpaddr14 64 0 rw Physical Memory Protection Address 14 pmpaddr15 64 0 rw Physical Memory Protection Address 15 pmpaddr16 64 0 rw Physical Memory Protection Address 16 pmpaddr16 64 0 rw Physical Memory Protection Address 17 pmpaddr17 64 0 rw Machine Performance Monitor Counter 3 pmpmounter3 64 0 rw Machine Performance Monitor Counter 3 pmpmounter4 64 0 rw Machine Performance Monitor Counter 5 pmpmounter5 64 0 rw Machine Performance Monitor Counter 5 pmpmounter6 64 0 rw Machine Performance Monitor Counter 6 pmpmounter6 64 0 rw Machine Performance Monitor Counter 7 pmpmounter7 64 0 rw Machine Performance Monitor Counter 8 pmpmounter9 64 0 rw Machine Performance Monitor Counter 8 pmpmounter9 64 0 rw Machine Performance Monitor Counter 9 pmpmounter9 64 0 rw Machine Performance Monitor Counter 10 pmpmounter10 64 0 rw Machine Performance Monitor Counter 11 pmpmounter11 64 0 rw Machine Performance Monitor Counter 12 pmpmounter12 64 0 rw Machine Performance Monitor Counter 15 pmpmounter14 64 0 rw Machine Performance Monitor Counter 15 pmpmounter14 64 0 rw Machine Performance Monitor Counter 15 pmpmounter14 64					
pmpaddr1 64 0 rw Physical Memory Protection Address 1 pmpaddr3 64 0 rw Physical Memory Protection Address 2 pmpaddr3 64 0 rw Physical Memory Protection Address 3 pmpaddr4 64 0 rw Physical Memory Protection Address 4 pmpaddr5 64 0 rw Physical Memory Protection Address 5 pmpaddr6 64 0 rw Physical Memory Protection Address 6 pmpaddr7 64 0 rw Physical Memory Protection Address 6 pmpaddr7 64 0 rw Physical Memory Protection Address 7 pmpaddr8 64 0 rw Physical Memory Protection Address 8 pmpaddr9 64 0 rw Physical Memory Protection Address 9 pmpaddr10 64 0 rw Physical Memory Protection Address 9 pmpaddr11 64 0 rw Physical Memory Protection Address 10 pmpaddr12 64 0 rw Physical Memory Protection Address 11 pmpaddr12 64 0 rw Physical Memory Protection Address 12 pmpaddr13 64 0 rw Physical Memory Protection Address 13 pmpaddr14 64 0 rw Physical Memory Protection Address 13 pmpaddr15 64 0 rw Physical Memory Protection Address 14 pmpaddr15 64 0 rw Physical Memory Protection Address 15 mcycle 64 0 rw Machine Cycle Counter minstret 64 0 rw Machine Performance Monitor Counter 3 mhpmcounter3 64 0 rw Machine Performance Monitor Counter 4 mhpmcounter4 64 0 rw Machine Performance Monitor Counter 5 mhpmcounter5 64 0 rw Machine Performance Monitor Counter 6 mhpmcounter6 64 0 rw Machine Performance Monitor Counter 7 mhpmcounter7 64 0 rw Machine Performance Monitor Counter 8 mhpmcounter9 64 0 rw Machine Performance Monitor Counter 8 mhpmcounter9 64 0 rw Machine Performance Monitor Counter 1 mhpmcounter9 64 0 rw Machine Performance Monitor Counter 1 mhpmcounter10 64 0 rw Machine Performance Monitor Counter 1 mhpmcounter12 64 0 rw Machine Performance Monitor Counter 11 mhpmcounter14 64 0 rw Machine Performance Monitor Counter 12 mhpmcounter14 64 0 rw Machine Performance Monitor Counter 15 mhpmcounter15 64 0 rw Machine Performance Monitor Counter 15 mhpmcounter16 64 0 rw Machine Performance Monitor Counter 15 mhpmcounter16 64 0 rw Machine Performance Monitor Counter 15 mhpmcounter16 64 0 rw Machine Performance Monitor Counter 15			_		, , , , , , , , , , , , , , , , , , ,
pmpaddr2 64 0 rw Physical Memory Protection Address 2 pmpaddr3 64 0 rw Physical Memory Protection Address 3 pmpaddr4 64 0 rw Physical Memory Protection Address 4 pmpaddr5 64 0 rw Physical Memory Protection Address 5 pmpaddr6 64 0 rw Physical Memory Protection Address 6 pmpaddr6 64 0 rw Physical Memory Protection Address 6 pmpaddr8 64 0 rw Physical Memory Protection Address 7 pmpaddr8 64 0 rw Physical Memory Protection Address 8 pmpaddr9 64 0 rw Physical Memory Protection Address 9 pmpaddr10 64 0 rw Physical Memory Protection Address 10 pmpaddr11 64 0 rw Physical Memory Protection Address 11 pmpaddr12 64 0 rw Physical Memory Protection Address 11 pmpaddr13 64 0 rw Physical Memory Protection Address 12 pmpaddr14 64 0 rw Physical Memory Protection Address 13 pmpaddr15 64 0 rw Physical Memory Protection Address 14 pmpaddr15 64 0 rw Physical Memory Protection Address 14 pmpaddr16 64 0 rw Physical Memory Protection Address 15 mcycle 64 0 rw Machine Cycle Counter minstret 64 0 rw Machine Performance Monitor Counter 3 mhpmcounter3 64 0 rw Machine Performance Monitor Counter 3 mhpmcounter5 64 0 rw Machine Performance Monitor Counter 4 mhpmcounter6 64 0 rw Machine Performance Monitor Counter 5 mhpmcounter6 64 0 rw Machine Performance Monitor Counter 6 mhpmcounter7 64 0 rw Machine Performance Monitor Counter 7 mhpmcounter9 64 0 rw Machine Performance Monitor Counter 7 mhpmcounter9 64 0 rw Machine Performance Monitor Counter 8 mhpmcounter9 64 0 rw Machine Performance Monitor Counter 9 mhpmcounter10 64 0 rw Machine Performance Monitor Counter 10 mhpmcounter12 64 0 rw Machine Performance Monitor Counter 11 mhpmcounter14 64 0 rw Machine Performance Monitor Counter 12 mhpmcounter13 64 0 rw Machine Performance Monitor Counter 15 mhpmcounter16 64 0 rw Machine Performance Monitor Counter 15 mhpmcounter16 64 0 rw Machine Performance Monitor Counter 15 mhpmcounter16 64 0 rw Machine Performance Monitor Counter 15	* *	-			
pmpaddr3 64 0 rw Physical Memory Protection Address 3 pmpaddr4 64 0 rw Physical Memory Protection Address 4 pmpaddr5 64 0 rw Physical Memory Protection Address 5 pmpaddr6 64 0 rw Physical Memory Protection Address 6 pmpaddr7 64 0 rw Physical Memory Protection Address 6 pmpaddr8 64 0 rw Physical Memory Protection Address 7 pmpaddr8 64 0 rw Physical Memory Protection Address 8 pmpaddr9 64 0 rw Physical Memory Protection Address 9 pmpaddr10 64 0 rw Physical Memory Protection Address 10 pmpaddr11 64 0 rw Physical Memory Protection Address 11 pmpaddr12 64 0 rw Physical Memory Protection Address 12 pmpaddr13 64 0 rw Physical Memory Protection Address 12 pmpaddr14 64 0 rw Physical Memory Protection Address 13 pmpaddr15 64 0 rw Physical Memory Protection Address 14 pmpaddr15 64 0 rw Physical Memory Protection Address 14 pmpaddr15 64 0 rw Physical Memory Protection Address 15 mcycle 64 0 rw Machine Cycle Counter minstret 64 0 rw Machine Instructions Retired mhpmcounter3 64 0 rw Machine Performance Monitor Counter 3 mhpmcounter4 64 0 rw Machine Performance Monitor Counter 4 mhpmcounter5 64 0 rw Machine Performance Monitor Counter 5 mhpmcounter6 64 0 rw Machine Performance Monitor Counter 6 mhpmcounter7 64 0 rw Machine Performance Monitor Counter 7 mhpmcounter8 64 0 rw Machine Performance Monitor Counter 7 mhpmcounter9 64 0 rw Machine Performance Monitor Counter 7 mhpmcounter9 64 0 rw Machine Performance Monitor Counter 8 mhpmcounter9 64 0 rw Machine Performance Monitor Counter 10 mhpmcounter9 64 0 rw Machine Performance Monitor Counter 11 mhpmcounter9 64 0 rw Machine Performance Monitor Counter 12 mhpmcounter9 64 0 rw Machine Performance Monitor Counter 11 mhpmcounter9 64 0 rw Machine Performance Monitor Counter 12 mhpmcounter9 64 0 rw Machine Performance Monitor Counter 13 mhpmcounter9 64 0 rw Machine Performance Monitor Counter 15 mhpmcounter9 64 0 rw Machine Performance Monitor Counter 15 mhpmcounter16 64 0 rw Machine Performance Monitor Counter 15 mhpmcounter16 64 0 rw Machine Performance Monitor Counter 15 mhpmcount				1	
pmpaddr4 64 0 rw Physical Memory Protection Address 4 pmpaddr5 64 0 rw Physical Memory Protection Address 5 pmpaddr6 64 0 rw Physical Memory Protection Address 6 pmpaddr7 64 0 rw Physical Memory Protection Address 7 pmpaddr8 64 0 rw Physical Memory Protection Address 8 pmpaddr9 64 0 rw Physical Memory Protection Address 8 pmpaddr10 64 0 rw Physical Memory Protection Address 9 pmpaddr11 64 0 rw Physical Memory Protection Address 10 pmpaddr12 64 0 rw Physical Memory Protection Address 11 pmpaddr13 64 0 rw Physical Memory Protection Address 12 pmpaddr14 64 0 rw Physical Memory Protection Address 13 pmpaddr15 64 0 rw Physical Memory Protection Address 14 pmpaddr16 64 0 rw Physical Memory Protection Address 17 pmpaddr17 64 0 rw Physical Memory Protection Address 18 pmpaddr18 64 0 rw Physical Memory Protection Address 19 pmpaddr19 64 0 rw Physical Memory Protection Address 19 pmpaddr16 64 0 rw Machine Cycle Counter pminstret 64 0 rw Machine Performance Monitor Counter 9 minstret 64 0 rw Machine Performance Monitor Counter 19 mhpmcounter 64 0 rw Machine Performance Monitor Counter 5 mhpmcounter 64 0 rw Machine Performance Monitor Counter 6 mhpmcounter 64 0 rw Machine Performance Monitor Counter 6 mhpmcounter 64 0 rw Machine Performance Monitor Counter 7 mhpmcounter 64 0 rw Machine Performance Monitor Counter 7 mhpmcounter 64 0 rw Machine Performance Monitor Counter 8 mhpmcounter 64 0 rw Machine Performance Monitor Counter 9 mhpmcounter 64 0 rw Machine Performance Monitor Counter 10 mhpmcounter 64 0 rw Machine Performance Monitor Counter 11 mhpmcounter 64 0 rw Machine Performance Monitor Counter 12 mhpmcounter 64 0 rw Machine Performance Monitor Counter 12 mhpmcounter 65 0 rw Machine Performance Monitor Counter 12 mhpmcounter 66 0 rw Machine Performance Monitor Counter 13 mhpmcounter 15 64 0 rw Machine Performance Monitor Counter 15 mhpmcounter 15 64 0 rw Machine Performance Monitor Counter 15 mhpmcounter 16 64 0 rw Machine Performance Monitor Counter 15 mhpmcounter 16 64 0 rw Machine Performance Monitor Counter 15 mhp		-		_	
pmpaddr5 64 0 rw Physical Memory Protection Address 5 pmpaddr6 64 0 rw Physical Memory Protection Address 6 pmpaddr7 64 0 rw Physical Memory Protection Address 6 pmpaddr8 64 0 rw Physical Memory Protection Address 8 pmpaddr9 64 0 rw Physical Memory Protection Address 8 pmpaddr10 64 0 rw Physical Memory Protection Address 9 pmpaddr11 64 0 rw Physical Memory Protection Address 10 pmpaddr12 64 0 rw Physical Memory Protection Address 11 pmpaddr13 64 0 rw Physical Memory Protection Address 12 pmpaddr14 64 0 rw Physical Memory Protection Address 13 pmpaddr15 64 0 rw Physical Memory Protection Address 14 pmpaddr15 64 0 rw Physical Memory Protection Address 15 mcycle 64 0 rw Machine Cycle Counter minstret 64 0 rw Machine Erformance Monitor Counter 3 mhpmcounter3 64 0 rw Machine Performance Monitor Counter 4 mhpmcounter5 64 0 rw Machine Performance Monitor Counter 5 mhpmcounter6 64 0 rw Machine Performance Monitor Counter 6 mhpmcounter7 64 0 rw Machine Performance Monitor Counter 7 mhpmcounter8 64 0 rw Machine Performance Monitor Counter 6 mhpmcounter9 64 0 rw Machine Performance Monitor Counter 7 mhpmcounter9 64 0 rw Machine Performance Monitor Counter 8 mhpmcounter9 64 0 rw Machine Performance Monitor Counter 8 mhpmcounter9 64 0 rw Machine Performance Monitor Counter 9 mhpmcounter9 64 0 rw Machine Performance Monitor Counter 9 mhpmcounter9 64 0 rw Machine Performance Monitor Counter 10 mhpmcounter9 64 0 rw Machine Performance Monitor Counter 11 mhpmcounter9 64 0 rw Machine Performance Monitor Counter 12 mhpmcounter11 64 0 rw Machine Performance Monitor Counter 11 mhpmcounter12 64 0 rw Machine Performance Monitor Counter 12 mhpmcounter13 64 0 rw Machine Performance Monitor Counter 13 mhpmcounter15 64 0 rw Machine Performance Monitor Counter 14 mhpmcounter15 64 0 rw Machine Performance Monitor Counter 15 mhpmcounter16 64 0 rw Machine Performance Monitor Counter 15 mhpmcounter15 64 0 rw Machine Performance Monitor Counter 15					
pmpaddr6 64 0 rw Physical Memory Protection Address 6 pmpaddr7 64 0 rw Physical Memory Protection Address 7 pmpaddr8 64 0 rw Physical Memory Protection Address 8 pmpaddr9 64 0 rw Physical Memory Protection Address 9 pmpaddr10 64 0 rw Physical Memory Protection Address 10 pmpaddr11 64 0 rw Physical Memory Protection Address 10 pmpaddr12 64 0 rw Physical Memory Protection Address 11 pmpaddr13 64 0 rw Physical Memory Protection Address 12 pmpaddr14 64 0 rw Physical Memory Protection Address 13 pmpaddr15 64 0 rw Physical Memory Protection Address 14 pmpaddr15 64 0 rw Physical Memory Protection Address 15 mcycle 64 0 rw Machine Cycle Counter minstret 64 0 rw Machine Instructions Retired mhpmcounter3 64 0 rw Machine Performance Monitor Counter 3 mhpmcounter4 64 0 rw Machine Performance Monitor Counter 4 mhpmcounter5 64 0 rw Machine Performance Monitor Counter 5 mhpmcounter6 64 0 rw Machine Performance Monitor Counter 6 mhpmcounter7 64 0 rw Machine Performance Monitor Counter 7 mhpmcounter8 64 0 rw Machine Performance Monitor Counter 7 mhpmcounter9 64 0 rw Machine Performance Monitor Counter 8 mhpmcounter9 64 0 rw Machine Performance Monitor Counter 8 mhpmcounter9 64 0 rw Machine Performance Monitor Counter 9 mhpmcounter9 64 0 rw Machine Performance Monitor Counter 9 mhpmcounter10 64 0 rw Machine Performance Monitor Counter 10 mhpmcounter11 64 0 rw Machine Performance Monitor Counter 11 mhpmcounter12 64 0 rw Machine Performance Monitor Counter 11 mhpmcounter13 64 0 rw Machine Performance Monitor Counter 11 mhpmcounter14 64 0 rw Machine Performance Monitor Counter 11 mhpmcounter15 64 0 rw Machine Performance Monitor Counter 11 mhpmcounter15 64 0 rw Machine Performance Monitor Counter 11 mhpmcounter15 64 0 rw Machine Performance Monitor Counter 11 mhpmcounter16 64 0 rw Machine Performance Monitor Counter 11 mhpmcounter16 64 0 rw Machine Performance Monitor Counter 11 mhpmcounter16 64 0 rw Machine Performance Monitor Counter 11		-		-	
pmpaddr7 64 0 rw Physical Memory Protection Address 7 pmpaddr8 64 0 rw Physical Memory Protection Address 8 pmpaddr9 64 0 rw Physical Memory Protection Address 9 pmpaddr10 64 0 rw Physical Memory Protection Address 10 pmpaddr11 64 0 rw Physical Memory Protection Address 11 pmpaddr12 64 0 rw Physical Memory Protection Address 11 pmpaddr13 64 0 rw Physical Memory Protection Address 12 pmpaddr14 64 0 rw Physical Memory Protection Address 13 pmpaddr15 64 0 rw Physical Memory Protection Address 14 pmpaddr15 64 0 rw Physical Memory Protection Address 15 mcycle 64 0 rw Machine Cycle Counter minstret 64 0 rw Machine Instructions Retired mhpmcounter3 64 0 rw Machine Performance Monitor Counter 3 mhpmcounter4 64 0 rw Machine Performance Monitor Counter 4 mhpmcounter5 64 0 rw Machine Performance Monitor Counter 5 mhpmcounter6 64 0 rw Machine Performance Monitor Counter 6 mhpmcounter7 64 0 rw Machine Performance Monitor Counter 7 mhpmcounter8 64 0 rw Machine Performance Monitor Counter 8 mhpmcounter9 64 0 rw Machine Performance Monitor Counter 7 mhpmcounter9 64 0 rw Machine Performance Monitor Counter 8 mhpmcounter9 64 0 rw Machine Performance Monitor Counter 9 mhpmcounter9 64 0 rw Machine Performance Monitor Counter 10 mhpmcounter10 64 0 rw Machine Performance Monitor Counter 11 mhpmcounter11 64 0 rw Machine Performance Monitor Counter 11 mhpmcounter12 64 0 rw Machine Performance Monitor Counter 11 mhpmcounter13 64 0 rw Machine Performance Monitor Counter 11 mhpmcounter14 64 0 rw Machine Performance Monitor Counter 11 mhpmcounter15 64 0 rw Machine Performance Monitor Counter 11 mhpmcounter16 64 0 rw Machine Performance Monitor Counter 11 mhpmcounter11 64 0 rw Machine Performance Monitor Counter 11 mhpmcounter15 64 0 rw Machine Performance Monitor Counter 15 mhpmcounter16 64 0 rw Machine Performance Monitor Counter 15 mhpmcounter16 64 0 rw Machine Performance Monitor Counter 15		-			
pmpaddr8 64 0 rw Physical Memory Protection Address 8 pmpaddr10 64 0 rw Physical Memory Protection Address 9 pmpaddr11 64 0 rw Physical Memory Protection Address 10 pmpaddr11 64 0 rw Physical Memory Protection Address 11 pmpaddr12 64 0 rw Physical Memory Protection Address 11 pmpaddr13 64 0 rw Physical Memory Protection Address 13 pmpaddr14 64 0 rw Physical Memory Protection Address 13 pmpaddr15 64 0 rw Physical Memory Protection Address 14 pmpaddr15 64 0 rw Physical Memory Protection Address 15 mcycle 64 0 rw Machine Cycle Counter minstret 64 0 rw Machine Performance Monitor Counter 3 mlpmcounter3 64 0 rw Machine Performance Monitor Counter 4 mhpmcounter5 64 0 rw Machine Performance Monitor Counter 5 mlpmcounter6 64 0 rw Machine Performance Monitor Counter 6 mlpmcounter7 64 0 rw Machine Performance Monitor Counter 6 mlpmcounter8 64 0 rw Machine Performance Monitor Counter 7 mhpmcounter9 64 0 rw Machine Performance Monitor Counter 8 mlpmcounter9 64 0 rw Machine Performance Monitor Counter 8 mlpmcounter9 64 0 rw Machine Performance Monitor Counter 9 mlpmcounter10 64 0 rw Machine Performance Monitor Counter 10 mlpmcounter11 64 0 rw Machine Performance Monitor Counter 11 mlpmcounter12 64 0 rw Machine Performance Monitor Counter 12 mlpmcounter13 64 0 rw Machine Performance Monitor Counter 13 mlpmcounter14 64 0 rw Machine Performance Monitor Counter 14 mlpmcounter15 64 0 rw Machine Performance Monitor Counter 11 mlpmcounter16 64 0 rw Machine Performance Monitor Counter 11 mlpmcounter15 64 0 rw Machine Performance Monitor Counter 11 mlpmcounter15 64 0 rw Machine Performance Monitor Counter 13 mlpmcounter16 64 0 rw Machine Performance Monitor Counter 13 mlpmcounter16 64 0 rw Machine Performance Monitor Counter 13 mlpmcounter16 64 0 rw Machine Performance Monitor Counter 15 mlpmcounter16 64 0 rw Machine Performance Monitor Counter 15 mlpmcounter16 64 0 rw Machine Performance Monitor Counter 15			_		
pmpaddr9 64 0 rw Physical Memory Protection Address 9 pmpaddr10 64 0 rw Physical Memory Protection Address 10 pmpaddr11 64 0 rw Physical Memory Protection Address 11 pmpaddr12 64 0 rw Physical Memory Protection Address 12 pmpaddr13 64 0 rw Physical Memory Protection Address 13 pmpaddr14 64 0 rw Physical Memory Protection Address 13 pmpaddr15 64 0 rw Physical Memory Protection Address 14 pmpaddr15 64 0 rw Physical Memory Protection Address 15 mcycle 64 0 rw Machine Cycle Counter minstret 64 0 rw Machine Performance Monitor Counter 3 mhpmcounter3 64 0 rw Machine Performance Monitor Counter 4 mhpmcounter5 64 0 rw Machine Performance Monitor Counter 5 mhpmcounter6 64 0 rw Machine Performance Monitor Counter 6 mhpmcounter7 64 0 rw Machine Performance Monitor Counter 6 mhpmcounter8 64 0 rw Machine Performance Monitor Counter 7 mhpmcounter8 64 0 rw Machine Performance Monitor Counter 7 mhpmcounter9 64 0 rw Machine Performance Monitor Counter 8 mhpmcounter9 64 0 rw Machine Performance Monitor Counter 9 mhpmcounter10 64 0 rw Machine Performance Monitor Counter 10 mhpmcounter11 64 0 rw Machine Performance Monitor Counter 11 mhpmcounter12 64 0 rw Machine Performance Monitor Counter 12 mhpmcounter13 64 0 rw Machine Performance Monitor Counter 13 mhpmcounter14 64 0 rw Machine Performance Monitor Counter 11 mhpmcounter15 64 0 rw Machine Performance Monitor Counter 11 mhpmcounter14 64 0 rw Machine Performance Monitor Counter 11 mhpmcounter15 64 0 rw Machine Performance Monitor Counter 11 mhpmcounter16 64 0 rw Machine Performance Monitor Counter 13 mhpmcounter15 64 0 rw Machine Performance Monitor Counter 15 mhpmcounter16 64 0 rw Machine Performance Monitor Counter 15 mhpmcounter16 64 0 rw Machine Performance Monitor Counter 15					
pmpaddr10 64 0 rw Physical Memory Protection Address 10 pmpaddr11 64 0 rw Physical Memory Protection Address 11 pmpaddr12 64 0 rw Physical Memory Protection Address 12 pmpaddr13 64 0 rw Physical Memory Protection Address 13 pmpaddr14 64 0 rw Physical Memory Protection Address 13 pmpaddr15 64 0 rw Physical Memory Protection Address 14 pmpaddr15 64 0 rw Physical Memory Protection Address 15 mcycle 64 0 rw Machine Cycle Counter minstret 64 0 rw Machine Instructions Retired mhpmcounter3 64 0 rw Machine Performance Monitor Counter 3 mhpmcounter4 64 0 rw Machine Performance Monitor Counter 4 mhpmcounter5 64 0 rw Machine Performance Monitor Counter 5 mhpmcounter6 64 0 rw Machine Performance Monitor Counter 6 mhpmcounter7 64 0 rw Machine Performance Monitor Counter 7 mhpmcounter8 64 0 rw Machine Performance Monitor Counter 8 mhpmcounter9 64 0 rw Machine Performance Monitor Counter 9 mhpmcounter9 64 0 rw Machine Performance Monitor Counter 10 mhpmcounter10 64 0 rw Machine Performance Monitor Counter 11 mhpmcounter11 64 0 rw Machine Performance Monitor Counter 12 mhpmcounter12 64 0 rw Machine Performance Monitor Counter 12 mhpmcounter13 64 0 rw Machine Performance Monitor Counter 13 mhpmcounter14 64 0 rw Machine Performance Monitor Counter 14 mhpmcounter15 64 0 rw Machine Performance Monitor Counter 13 mhpmcounter15 64 0 rw Machine Performance Monitor Counter 14 mhpmcounter15 64 0 rw Machine Performance Monitor Counter 15 mhpmcounter16 64 0 rw Machine Performance Monitor Counter 15 mhpmcounter16 64 0 rw Machine Performance Monitor Counter 15					
pmpaddr11 64 0 rw Physical Memory Protection Address 11 pmpaddr12 64 0 rw Physical Memory Protection Address 12 pmpaddr13 64 0 rw Physical Memory Protection Address 13 pmpaddr14 64 0 rw Physical Memory Protection Address 14 pmpaddr15 64 0 rw Physical Memory Protection Address 14 pmpaddr15 64 0 rw Physical Memory Protection Address 15 mcycle 64 0 rw Machine Cycle Counter minstret 64 0 rw Machine Instructions Retired mhpmcounter3 64 0 rw Machine Performance Monitor Counter 3 mhpmcounter4 64 0 rw Machine Performance Monitor Counter 4 mhpmcounter5 64 0 rw Machine Performance Monitor Counter 5 mhpmcounter6 64 0 rw Machine Performance Monitor Counter 6 mhpmcounter7 64 0 rw Machine Performance Monitor Counter 7 mhpmcounter8 64 0 rw Machine Performance Monitor Counter 7 mhpmcounter9 64 0 rw Machine Performance Monitor Counter 8 mhpmcounter10 64 0 rw Machine Performance Monitor Counter 9 mhpmcounter11 64 0 rw Machine Performance Monitor Counter 10 mhpmcounter12 64 0 rw Machine Performance Monitor Counter 11 mhpmcounter13 64 0 rw Machine Performance Monitor Counter 12 mhpmcounter14 64 0 rw Machine Performance Monitor Counter 13 mhpmcounter15 64 0 rw Machine Performance Monitor Counter 14 mhpmcounter15 64 0 rw Machine Performance Monitor Counter 15 mhpmcounter16 64 0 rw Machine Performance Monitor Counter 15 mhpmcounter15 64 0 rw Machine Performance Monitor Counter 15 mhpmcounter16 64 0 rw Machine Performance Monitor Counter 15 mhpmcounter16 64 0 rw Machine Performance Monitor Counter 15		_		_	
pmpaddr12 64 0 rw Physical Memory Protection Address 12 pmpaddr13 64 0 rw Physical Memory Protection Address 13 pmpaddr14 64 0 rw Physical Memory Protection Address 14 pmpaddr15 64 0 rw Physical Memory Protection Address 15 mcycle 64 0 rw Machine Cycle Counter minstret 64 0 rw Machine Instructions Retired mhpmcounter3 64 0 rw Machine Performance Monitor Counter 3 mhpmcounter4 64 0 rw Machine Performance Monitor Counter 4 mhpmcounter5 64 0 rw Machine Performance Monitor Counter 5 mhpmcounter6 64 0 rw Machine Performance Monitor Counter 6 mhpmcounter7 64 0 rw Machine Performance Monitor Counter 7 mhpmcounter8 64 0 rw Machine Performance Monitor Counter 8 mhpmcounter9 64 0 rw Machine Performance Monitor Counter 8 mhpmcounter9 64 0 rw Machine Performance Monitor Counter 9 mhpmcounter10 64 0 rw Machine Performance Monitor Counter 10 mhpmcounter11 64 0 rw Machine Performance Monitor Counter 11 mhpmcounter12 64 0 rw Machine Performance Monitor Counter 12 mhpmcounter13 64 0 rw Machine Performance Monitor Counter 13 mhpmcounter14 64 0 rw Machine Performance Monitor Counter 14 mhpmcounter15 64 0 rw Machine Performance Monitor Counter 14 mhpmcounter15 64 0 rw Machine Performance Monitor Counter 15 mhpmcounter16 64 0 rw Machine Performance Monitor Counter 15 mhpmcounter15 64 0 rw Machine Performance Monitor Counter 15 mhpmcounter16 64 0 rw Machine Performance Monitor Counter 15					
pmpaddr13 64 0 rw Physical Memory Protection Address 13 pmpaddr14 64 0 rw Physical Memory Protection Address 14 pmpaddr15 64 0 rw Physical Memory Protection Address 15 mcycle 64 0 rw Machine Cycle Counter minstret 64 0 rw Machine Instructions Retired mhpmcounter3 64 0 rw Machine Performance Monitor Counter 3 mhpmcounter4 64 0 rw Machine Performance Monitor Counter 4 mhpmcounter5 64 0 rw Machine Performance Monitor Counter 5 mhpmcounter6 64 0 rw Machine Performance Monitor Counter 6 mhpmcounter7 64 0 rw Machine Performance Monitor Counter 7 mhpmcounter8 64 0 rw Machine Performance Monitor Counter 8 mhpmcounter9 64 0 rw Machine Performance Monitor Counter 8 mhpmcounter9 64 0 rw Machine Performance Monitor Counter 9 mhpmcounter10 64 0 rw Machine Performance Monitor Counter 10 mhpmcounter11 64 0 rw Machine Performance Monitor Counter 11 mhpmcounter12 64 0 rw Machine Performance Monitor Counter 12 mhpmcounter13 64 0 rw Machine Performance Monitor Counter 13 mhpmcounter14 64 0 rw Machine Performance Monitor Counter 14 mhpmcounter15 64 0 rw Machine Performance Monitor Counter 15 mhpmcounter16 64 0 rw Machine Performance Monitor Counter 15 mhpmcounter16 64 0 rw Machine Performance Monitor Counter 15 mhpmcounter16 64 0 rw Machine Performance Monitor Counter 15 mhpmcounter16 64 0 rw Machine Performance Monitor Counter 15 mhpmcounter16 64 0 rw Machine Performance Monitor Counter 15		-		-	
pmpaddr14 64 0 rw Physical Memory Protection Address 14 pmpaddr15 64 0 rw Physical Memory Protection Address 15 mcycle 64 0 rw Machine Cycle Counter minstret 64 0 rw Machine Instructions Retired mhpmcounter3 64 0 rw Machine Performance Monitor Counter 3 mhpmcounter4 64 0 rw Machine Performance Monitor Counter 4 mhpmcounter5 64 0 rw Machine Performance Monitor Counter 5 mhpmcounter6 64 0 rw Machine Performance Monitor Counter 6 mhpmcounter7 64 0 rw Machine Performance Monitor Counter 7 mhpmcounter8 64 0 rw Machine Performance Monitor Counter 8 mhpmcounter9 64 0 rw Machine Performance Monitor Counter 9 mhpmcounter10 64 0 rw Machine Performance Monitor Counter 10 mhpmcounter11 64 0 rw Machine Performance Monitor Counter 11 mhpmcounter12 64 0 rw Machine Performance Monitor Counter 12 mhpmcounter13 64 0 rw Machine Performance Monitor Counter 13 mhpmcounter14 64 0 rw Machine Performance Monitor Counter 14 mhpmcounter15 64 0 rw Machine Performance Monitor Counter 14 mhpmcounter16 64 0 rw Machine Performance Monitor Counter 15 mhpmcounter16 64 0 rw Machine Performance Monitor Counter 15 mhpmcounter16 64 0 rw Machine Performance Monitor Counter 15 mhpmcounter16 64 0 rw Machine Performance Monitor Counter 15 mhpmcounter16 64 0 rw Machine Performance Monitor Counter 15	* *	-			
mppaddr15 64 0 rw Physical Memory Protection Address 15 mcycle 64 0 rw Machine Cycle Counter minstret 64 0 rw Machine Instructions Retired mhpmcounter3 64 0 rw Machine Performance Monitor Counter 3 mhpmcounter4 64 0 rw Machine Performance Monitor Counter 4 mhpmcounter5 64 0 rw Machine Performance Monitor Counter 5 mhpmcounter6 64 0 rw Machine Performance Monitor Counter 6 mhpmcounter7 64 0 rw Machine Performance Monitor Counter 7 mhpmcounter8 64 0 rw Machine Performance Monitor Counter 8 mhpmcounter9 64 0 rw Machine Performance Monitor Counter 9 mhpmcounter10 64 0 rw Machine Performance Monitor Counter 10 mhpmcounter11 64 0 rw Machine Performance Monitor Counter 11 mhpmcounter12 64 0 rw Machine Performance Monitor Counter 12 mhpmcounter13 64 0 rw Machine Performance Monitor Counter 13 mhpmcounter14 64 0 rw Machine Performance Monitor Counter 14 mhpmcounter15 64 0 rw Machine Performance Monitor Counter 14 mhpmcounter16 64 0 rw Machine Performance Monitor Counter 15 mhpmcounter16 64 0 rw Machine Performance Monitor Counter 15 mhpmcounter16 64 0 rw Machine Performance Monitor Counter 15 mhpmcounter16 64 0 rw Machine Performance Monitor Counter 15 mhpmcounter16 64 0 rw Machine Performance Monitor Counter 15 mhpmcounter16 64 0 rw Machine Performance Monitor Counter 15					
mcycle 64 0 rw Machine Cycle Counter minstret 64 0 rw Machine Instructions Retired mhpmcounter3 64 0 rw Machine Performance Monitor Counter 3 mhpmcounter4 64 0 rw Machine Performance Monitor Counter 4 mhpmcounter5 64 0 rw Machine Performance Monitor Counter 5 mhpmcounter6 64 0 rw Machine Performance Monitor Counter 6 mhpmcounter7 64 0 rw Machine Performance Monitor Counter 7 mhpmcounter8 64 0 rw Machine Performance Monitor Counter 8 mhpmcounter9 64 0 rw Machine Performance Monitor Counter 9 mhpmcounter10 64 0 rw Machine Performance Monitor Counter 10 mhpmcounter11 64 0 rw Machine Performance Monitor Counter 11 mhpmcounter12 64 0 rw Machine Performance Monitor Counter 12 mhpmcounter13 64 0 rw Machine Performance Monitor Counter 13 mhpmcounter14 64 0 rw Machine Performance Monitor Counter 14 mhpmcounter15 64 0 rw Machine Performance Monitor Counter 15 mhpmcounter16 64 0 rw Machine Performance Monitor Counter 15 mhpmcounter16 64 0 rw Machine Performance Monitor Counter 15 mhpmcounter16 64 0 rw Machine Performance Monitor Counter 15 mhpmcounter16 64 0 rw Machine Performance Monitor Counter 15		-			
minstret 64 0 rw Machine Instructions Retired mhpmcounter3 64 0 rw Machine Performance Monitor Counter 3 mhpmcounter4 64 0 rw Machine Performance Monitor Counter 4 mhpmcounter5 64 0 rw Machine Performance Monitor Counter 5 mhpmcounter6 64 0 rw Machine Performance Monitor Counter 6 mhpmcounter7 64 0 rw Machine Performance Monitor Counter 7 mhpmcounter8 64 0 rw Machine Performance Monitor Counter 8 mhpmcounter9 64 0 rw Machine Performance Monitor Counter 9 mhpmcounter10 64 0 rw Machine Performance Monitor Counter 10 mhpmcounter11 64 0 rw Machine Performance Monitor Counter 11 mhpmcounter12 64 0 rw Machine Performance Monitor Counter 12 mhpmcounter13 64 0 rw Machine Performance Monitor Counter 13 mhpmcounter14 64 0 rw Machine Performance Monitor Counter 14 mhpmcounter15 64 0 rw Machine Performance Monitor Counter 14 mhpmcounter16 64 0 rw Machine Performance Monitor Counter 15 mhpmcounter16 64 0 rw Machine Performance Monitor Counter 15 mhpmcounter16 64 0 rw Machine Performance Monitor Counter 15 mhpmcounter16 64 0 rw Machine Performance Monitor Counter 15				_	
mhpmcounter3640rwMachine Performance Monitor Counter 3mhpmcounter4640rwMachine Performance Monitor Counter 4mhpmcounter5640rwMachine Performance Monitor Counter 5mhpmcounter6640rwMachine Performance Monitor Counter 6mhpmcounter7640rwMachine Performance Monitor Counter 7mhpmcounter8640rwMachine Performance Monitor Counter 8mhpmcounter9640rwMachine Performance Monitor Counter 9mhpmcounter10640rwMachine Performance Monitor Counter 10mhpmcounter11640rwMachine Performance Monitor Counter 11mhpmcounter12640rwMachine Performance Monitor Counter 12mhpmcounter13640rwMachine Performance Monitor Counter 13mhpmcounter14640rwMachine Performance Monitor Counter 14mhpmcounter15640rwMachine Performance Monitor Counter 15mhpmcounter16640rwMachine Performance Monitor Counter 15mhpmcounter16640rwMachine Performance Monitor Counter 16			-	_	
mhpmcounter4 64 0 rw Machine Performance Monitor Counter 4 mhpmcounter5 64 0 rw Machine Performance Monitor Counter 5 mhpmcounter6 64 0 rw Machine Performance Monitor Counter 6 mhpmcounter7 64 0 rw Machine Performance Monitor Counter 7 mhpmcounter8 64 0 rw Machine Performance Monitor Counter 8 mhpmcounter9 64 0 rw Machine Performance Monitor Counter 9 mhpmcounter10 64 0 rw Machine Performance Monitor Counter 10 mhpmcounter11 64 0 rw Machine Performance Monitor Counter 11 mhpmcounter12 64 0 rw Machine Performance Monitor Counter 12 mhpmcounter13 64 0 rw Machine Performance Monitor Counter 13 mhpmcounter14 64 0 rw Machine Performance Monitor Counter 14 mhpmcounter15 64 0 rw Machine Performance Monitor Counter 15 mhpmcounter16 64 0 rw Machine Performance Monitor Counter 15 mhpmcounter16 64 0 rw Machine Performance Monitor Counter 15 mhpmcounter16 64 0 rw Machine Performance Monitor Counter 16					
mhpmcounter5640rwMachine Performance Monitor Counter 5mhpmcounter6640rwMachine Performance Monitor Counter 6mhpmcounter7640rwMachine Performance Monitor Counter 7mhpmcounter8640rwMachine Performance Monitor Counter 8mhpmcounter9640rwMachine Performance Monitor Counter 9mhpmcounter10640rwMachine Performance Monitor Counter 10mhpmcounter11640rwMachine Performance Monitor Counter 11mhpmcounter12640rwMachine Performance Monitor Counter 13mhpmcounter14640rwMachine Performance Monitor Counter 14mhpmcounter15640rwMachine Performance Monitor Counter 15mhpmcounter16640rwMachine Performance Monitor Counter 15mhpmcounter16640rwMachine Performance Monitor Counter 16				_	
mhpmcounter6 64 0 rw Machine Performance Monitor Counter 6 mhpmcounter7 64 0 rw Machine Performance Monitor Counter 7 mhpmcounter8 64 0 rw Machine Performance Monitor Counter 8 mhpmcounter9 64 0 rw Machine Performance Monitor Counter 9 mhpmcounter10 64 0 rw Machine Performance Monitor Counter 10 mhpmcounter11 64 0 rw Machine Performance Monitor Counter 11 mhpmcounter12 64 0 rw Machine Performance Monitor Counter 12 mhpmcounter13 64 0 rw Machine Performance Monitor Counter 13 mhpmcounter14 64 0 rw Machine Performance Monitor Counter 14 mhpmcounter15 64 0 rw Machine Performance Monitor Counter 15 mhpmcounter16 64 0 rw Machine Performance Monitor Counter 15 mhpmcounter16 64 0 rw Machine Performance Monitor Counter 16				_	
mhpmcounter7640rwMachine Performance Monitor Counter 7mhpmcounter8640rwMachine Performance Monitor Counter 8mhpmcounter9640rwMachine Performance Monitor Counter 9mhpmcounter10640rwMachine Performance Monitor Counter 10mhpmcounter11640rwMachine Performance Monitor Counter 11mhpmcounter12640rwMachine Performance Monitor Counter 12mhpmcounter13640rwMachine Performance Monitor Counter 13mhpmcounter14640rwMachine Performance Monitor Counter 14mhpmcounter15640rwMachine Performance Monitor Counter 15mhpmcounter16640rwMachine Performance Monitor Counter 16	*				
mhpmcounter8 64 0 rw Machine Performance Monitor Counter 8 mhpmcounter9 64 0 rw Machine Performance Monitor Counter 9 mhpmcounter10 64 0 rw Machine Performance Monitor Counter 10 mhpmcounter11 64 0 rw Machine Performance Monitor Counter 11 mhpmcounter12 64 0 rw Machine Performance Monitor Counter 12 mhpmcounter13 64 0 rw Machine Performance Monitor Counter 13 mhpmcounter14 64 0 rw Machine Performance Monitor Counter 14 mhpmcounter15 64 0 rw Machine Performance Monitor Counter 15 mhpmcounter16 64 0 rw Machine Performance Monitor Counter 15 mhpmcounter16 64 0 rw Machine Performance Monitor Counter 16					
mhpmcounter9 64 0 rw Machine Performance Monitor Counter 9 mhpmcounter10 64 0 rw Machine Performance Monitor Counter 10 mhpmcounter11 64 0 rw Machine Performance Monitor Counter 11 mhpmcounter12 64 0 rw Machine Performance Monitor Counter 12 mhpmcounter13 64 0 rw Machine Performance Monitor Counter 13 mhpmcounter14 64 0 rw Machine Performance Monitor Counter 14 mhpmcounter15 64 0 rw Machine Performance Monitor Counter 15 mhpmcounter16 64 0 rw Machine Performance Monitor Counter 15 mhpmcounter16 64 0 rw Machine Performance Monitor Counter 16					
mhpmcounter10 64 0 rw Machine Performance Monitor Counter 10 mhpmcounter11 64 0 rw Machine Performance Monitor Counter 11 mhpmcounter12 64 0 rw Machine Performance Monitor Counter 12 mhpmcounter13 64 0 rw Machine Performance Monitor Counter 13 mhpmcounter14 64 0 rw Machine Performance Monitor Counter 14 mhpmcounter15 64 0 rw Machine Performance Monitor Counter 15 mhpmcounter16 64 0 rw Machine Performance Monitor Counter 15 mhpmcounter16 64 0 rw Machine Performance Monitor Counter 16				rw	
mhpmcounter11 64 0 rw Machine Performance Monitor Counter 11 mhpmcounter12 64 0 rw Machine Performance Monitor Counter 12 mhpmcounter13 64 0 rw Machine Performance Monitor Counter 13 mhpmcounter14 64 0 rw Machine Performance Monitor Counter 14 mhpmcounter15 64 0 rw Machine Performance Monitor Counter 15 mhpmcounter16 64 0 rw Machine Performance Monitor Counter 15					
mhpmcounter12640rwMachine Performance Monitor Counter 12mhpmcounter13640rwMachine Performance Monitor Counter 13mhpmcounter14640rwMachine Performance Monitor Counter 14mhpmcounter15640rwMachine Performance Monitor Counter 15mhpmcounter16640rwMachine Performance Monitor Counter 16	_			rw	
mhpmcounter13640rwMachine Performance Monitor Counter 13mhpmcounter14640rwMachine Performance Monitor Counter 14mhpmcounter15640rwMachine Performance Monitor Counter 15mhpmcounter16640rwMachine Performance Monitor Counter 16				rw	
mhpmcounter14640rwMachine Performance Monitor Counter 14mhpmcounter15640rwMachine Performance Monitor Counter 15mhpmcounter16640rwMachine Performance Monitor Counter 16	_			rw	
mhpmcounter15 64 0 rw Machine Performance Monitor Counter 15 mhpmcounter16 64 0 rw Machine Performance Monitor Counter 16	mhpmcounter13	64	0	rw	
mhpmcounter16 64 0 rw Machine Performance Monitor Counter 16		64		rw	
*				rw	
mhpmcounter 17 64 0 rw Machine Performance Monitor Counter 17		64		rw	
	mhpmcounter17	64	0	rw	Machine Performance Monitor Counter 17

mhpmcounter18	64	0	rw	Machine Performance Monitor Counter 18
mhpmcounter19	64	0	rw	Machine Performance Monitor Counter 19
mhpmcounter20	64	0	rw	Machine Performance Monitor Counter 20
mhpmcounter21	64	0	rw	Machine Performance Monitor Counter 21
mhpmcounter22	64	0	rw	Machine Performance Monitor Counter 22
mhpmcounter23	64	0	rw	Machine Performance Monitor Counter 23
mhpmcounter24	64	0	rw	Machine Performance Monitor Counter 24
mhpmcounter25	64	0	rw	Machine Performance Monitor Counter 25
mhpmcounter26	64	0	rw	Machine Performance Monitor Counter 26
mhpmcounter27	64	0	rw	Machine Performance Monitor Counter 27
mhpmcounter28	64	0	rw	Machine Performance Monitor Counter 28
mhpmcounter29	64	0	rw	Machine Performance Monitor Counter 29
mhpmcounter30	64	0	rw	Machine Performance Monitor Counter 30
mhpmcounter31	64	0	rw	Machine Performance Monitor Counter 31
custom_rw1_32*	64	0	rw	32-bit R/W CSR (plain)
custom_rw2_64*	64	34	rw	XLEN R/W CSR (plain)
custom_rw3_32*	64	0	rw	32-bit R/W CSR (cb)
custom_rw4_64*	64	0	rw	XLEN R/W CSR (cb)
mvendorid	64	0	r-	Vendor ID
marchid	64	0	r-	Architecture ID
mimpid	64	0	r-	Implementation ID
mhartid	64	0	r-	Hardware Thread ID
custom_ro1*	64	12345678	r-	R/O CSR (plain)
tm_cfg*	64	1	r-	TM Configuration
fifo_cfg*	64	1	r-	FIFO Configuration

Table 15.4: Registers at level 1, type:Hart group:Machine_Control_and_Status

15.1.5 Integration_support

Registers at level:1, type:Hart group:Integration_support

Name	Bits	Initial-Hex	RW	Description
LRSCAddress	64	TITTITI TITTITI	rw	LR/SC active lock address
commercial	8	0	r-	Commercial feature in use

Table 15.5: Registers at level 1, type:Hart group:Integration_support

^{*} Registers marked with an asterisk are part of the processor extension library.