

Imperas Guide to using Virtual Platforms

Platform / Module Specific Information for arm.ovpworld.org / BareMetalArmCortexADual

Imperas Software Limited

Imperas Buildings, North Weston Thame, Oxfordshire, OX9 2HA, U.K. docs@imperas.com.



Author	Imperas Software Limited
Version	20210408.0
Filename	Imperas_Platform_User_Guide_BareMetalArmCortexADual.pd
Created	05 May 2021
Status	OVP Standard Release

Copyright Notice

Copyright 2021 Imperas Software Limited. All rights reserved. This software and documentation contain information that is the property of Imperas Software Limited. The software and documentation are furnished under a license agreement and may be used or copied only in accordance with the terms of the license agreement. No part of the software and documentation may be reproduced, transmitted, or translated, in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without prior written permission of Imperas Software Limited, or as expressly provided by the license agreement.

Right to Copy Documentation

The license agreement with Imperas permits licensee to make copies of the documentation for its internal use only. Each copy shall include all copyrights, trademarks, service marks, and proprietary rights notices, if any.

Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the readers responsibility to determine the applicable regulations and to comply with them.

Disclaimer

IMPERAS SOFTWARE LIMITED, AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO. THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Model Release Status

This model is released as part of OVP releases and is included in OVPworld packages. Please visit OVPworld.org.

www.imperas.com

Table Of Contents

1.0 Platform / Module: BareMetalArmCortexADual	. 5
1.1 Virtual Platform / Module Type	. 5
1.2 Description	. 5
1.3 Licensing	. 5
1.4 Limitations	. 5
1.5 Location	. 5
1.6 Platform Simulation Attributes	. 5
2.0 Command Line Control of the Platform	. 5
2.1 Built-in Arguments	. 5
2.2 Platform Specific Command Line Arguments	. 6
3.0 Processor [arm.ovpworld.org/processor/arm/1.0] instance: cpu0	. 6
3.1 Processor model type: 'arm' variant 'Cortex-A9UP' definition	. 6
3.2 Instance Parameters	11
3.3 Memory Map for processor 'cpu0' bus: 'bus0'	12
3.4 Net Connections to processor: 'cpu0'	12
4.0 Processor [arm.ovpworld.org/processor/arm/1.0] instance: cpu1	12
4.1 Processor model type: 'arm' variant 'Cortex-A9UP' definition	12
4.2 Instance Parameters	
4.3 Memory Map for processor 'cpu1' bus: 'bus1'	18
4.4 Net Connections to processor: 'cpu1'	18
5.0 Overview of Imperas OVP Virtual Platforms	19
6.0 Getting Started with Imperas OVP Virtual Platforms	
7.0 Simulating Software	20
7.1 Getting a license key to run	20
7.2 Normal runs	20
7.3 Loading Software	20
7.4 Semihosting	
7.5 Using a terminal (UART)	21
7.6 Interacting with the simulation (keyboard and mouse)	
7.7 More Information (Documentation) on Simulation	21
8.0 Debugging Software running on an Imperas OVP Virtual Platform	21
8.1 Debugging with GDB	21
8.2 Debugging with Imperas M*DBG	22
8.3 Debugging with the Imperas eGui and GDB	22
8.4 Debugging with the Imperas eGui and M*DBG	22
8.5 Debugging with Imperas eGui and Eclipse	22
8.6 Debugging applications running under a simulated operating system	23
9.0 Modifying the Platform / Module	23
9.1 Platforms / Modules use C/C++ and OVP APIs	23
9.2 Platforms/Modules/Peripherals can be easily built with iGen from Imperas	23

Imperas Virtual Platform Documentation for BareMetalArmCortexADual

10	0.0 Available Virtual Platforms	25
	9.5 Adding new peripherals components	24
	9.4 Replacing peripherals components	24
	9.3 Re-configuring the platform	23

1.0 Platform / Module: BareMetalArmCortexADual

This document provides the details of the usage of an Imperas OVP Virtual Platform / Module. The first half of the document covers specifics of this particular component. For more information about Imperas OVP virtual platforms, how they are built and used, please see the later sections in this document.

1.1 Virtual Platform / Module Type

Hardware described using OVP can either be a platform, module, processor, or peripheral. This is a bare metal platform.

1.2 Description

Bare Metal Platform for an ARM Cortex-A series Processor (default Cortex-A9UP).

The bare metal platform instantiates two ARM Cortex-A series processor instances.

The processor operates using little endian data ordering.

It creates contiguous memory from 0x00000000 to 0xFFFFFFF.

The platform can be passed any application compiled to an ARM elf format. The same application executes on each processor. There is no sharing of data.

It may also be passed a new variant to be used (default Cortex-A9UP)

./platform.OS.exe application.CROSS.elf [model variant]

1.3 Licensing

Open Source Apache 2.0

1.4 Limitations

BareMetal platform for execution of ARM binary files compiled with Linaro 32-bit CrossCompiler toolchain for Cortex-A.

1.5 Location

The BareMetalArmCortexADual virtual platform / module is located in an Imperas/OVP installation at the VLNV: arm.ovpworld.org / platform / BareMetalArmCortexADual / 1.0.

1.6 Platform Simulation Attributes

Table 1. Platform Simulation Attributes

Attribute	Value	Description
stoponetric	stoponetrle	Stop on control-C

2.0 Command Line Control of the Platform

2.1 Built-in Arguments

Table 2. Platform Built-in Arguments

Attribute	Value	Description

allargs	The Command line parser will accept the complete imperas argument set. Note that this option is ignored in some Imperas products
allargs	The Command line parser will accept the complete imperas argument set. Note that this option is ignored in some Imperas products

When running a platform in a Windows or Linux shell several command arguments can be specified. Typically there is a '-help' command which lists the commands available in the platforms. For example: myplatform.exe -help

Some command line arguments require a value to be provided. For example: myplatform.exe -program myimagefile.elf

2.2 Platform Specific Command Line Arguments

No platform / module specific command line arguments have been specified.

3.0 Processor [arm.ovpworld.org/processor/arm/1.0] instance: cpu0

3.1 Processor model type: 'arm' variant 'Cortex-A9UP' definition

Imperas OVP processor models support multiple variants and details of the variants implemented in this model can be found in:

- the Imperas installation located at ImperasLib/source/arm.ovpworld.org/processor/arm/1.0/doc
- the OVP website: OVP Model Specific Information arm Cortex-A9UP.pdf

3.1.1 Description

ARM Processor Model

3.1.2 Licensing

Usage of binary model under license governing simulator usage.

Note that for models of ARM CPUs the license includes the following terms:

Licensee is granted a non-exclusive, worldwide, non-transferable, revocable licence to:

If no source is being provided to the Licensee: use and copy only (no modifications rights are granted) the model for the sole purpose of designing, developing, analyzing, debugging, testing, verifying, validating and optimizing software which: (a) (i) is for ARM based systems; and (ii) does not incorporate the ARM Models or any part thereof; and (b) such ARM Models may not be used to emulate an ARM based system to run application software in a production or live environment.

If source code is being provided to the Licensee: use, copy and modify the model for the sole purpose of designing, developing, analyzing, debugging, testing, verifying, validating and optimizing software which: (a) (i) is for ARM based systems; and (ii) does not incorporate the ARM Models or any part thereof; and (b) such ARM Models may not be used to emulate an ARM based system to run application software in a production or live environment.

In the case of any Licensee who is either or both an academic or educational institution the purposes shall be limited to internal use.

Except to the extent that such activity is permitted by applicable law, Licensee shall not reverse engineer, decompile, or disassemble this model. If this model was provided to Licensee in Europe, Licensee shall not reverse engineer, decompile or disassemble the Model for the purposes of error correction.

The License agreement does not entitle Licensee to manufacture in silicon any product based on this model. The License agreement does not entitle Licensee to use this model for evaluating the validity of any ARM patent.

Source of model available under separate Imperas Software License Agreement.

3.1.3 Limitations

Instruction pipelines are not modeled in any way. All instructions are assumed to complete immediately. This means that instruction barrier instructions (e.g. ISB, CP15ISB) are treated as NOPs, with the exception of any undefined instruction behavior, which is modeled. The model does not implement speculative fetch behavior. The branch cache is not modeled.

Caches and write buffers are not modeled in any way. All loads, fetches and stores complete immediately and in order, and are fully synchronous (as if the memory was of Strongly Ordered or Device-nGnRnE type). Data barrier instructions (e.g. DSB, CP15DSB) are treated as NOPs, with the exception of any undefined instruction behavior, which is modeled. Cache manipulation instructions are implemented as NOPs, with the exception of any undefined instruction behavior, which is modeled.

Real-world timing effects are not modeled: all instructions are assumed to complete in a single cycle. Performance Monitors are implemented as a register interface only except for the cycle counter, which is implemented assuming one instruction per cycle.

TLBs are architecturally-accurate but not device accurate. This means that all TLB maintenance and address translation operations are fully implemented but the cache is larger than in the real device.

3.1.4 Verification

Models have been extensively tested by Imperas. ARM Cortex-A models have been successfully used by customers to simulate SMP Linux, Ubuntu Desktop, VxWorks and ThreadX on Xilinx Zynq virtual platforms.

3.1.5 Core Features

Thumb-2 instructions are supported.

Trivial Jazelle extension is implemented.

3.1.6 Memory System

Security extensions are implemented (also known as TrustZone). Non-secure accesses can be made visible externally by connecting the processor to a 41-bit physical bus, in which case bits 39..0 give the true physical address and bit 40 is the NS bit.

VMSA secure and non-secure address translation is implemented.

TLB behavior is controlled by parameter ASIDCacheSize. If this parameter is 0, then an unlimited number of TLB entries will be maintained concurrently. If this parameter is non-zero, then only TLB entries for up to ASIDCacheSize different ASIDs will be maintained concurrently initially; as new ASIDs are used, TLB entries for less-recently used ASIDs are deleted, which improves model performance in some cases (especially when 16-bit ASIDs are in use). If the model detects that the TLB entry cache is too small (entry

ejections are very frequent), it will increase the cache size automatically. In this variant, ASIDCacheSize is 8

3.1.7 Advanced SIMD and Floating-Point Features

SIMD and VFP instructions are implemented.

The model implements trapped exceptions if FPTrap is set to 1 in MVFR0 (for AArch32) or MVFR0_EL1 (for AArch64). When floating point exception traps are taken, cumulative exception flags are not updated (in other words, cumulative flag state is always the same as prior to instruction execution, even for SIMD instructions). When multiple enabled exceptions are raised by a single floating point operation, the exception reported is the one in least-significant bit position in FPSCR (for AArch32) or FPCR (for AArch64). When multiple enabled exceptions are raised by different SIMD element computations, the exception reported is selected from the lowest-index-number SIMD operation. Contact Imperas if requirements for exception reporting differ from these.

Trapped exceptions not are implemented in this variant (FPTrap=0)

3.1.8 Debug Mask

It is possible to enable model debug features in various categories. This can be done statically using the "override_debugMask" parameter, or dynamically using the "debugflags" command. Enabled debug features are specified using a bitmask value, as follows:

Value 0x004: enable debugging of MMU/MPU mappings.

Value 0x080: enable debugging of all system register accesses.

Value 0x100: enable debugging of all traps of system register accesses.

Value 0x200: enable verbose debugging of other miscellaneous behavior (for example, the reason why a particular instruction is undefined).

Value 0x400: enable debugging of Performance Monitor timers

Value 0x800: enable dynamic validation of TLB entries against in-memory page table contents (finds some classes of error where page table entries are updated without a subsequent flush of affected TLB entries). All other bits in the debug bitmask are reserved and must not be set to non-zero values.

3.1.9 AArch32 Unpredictable Behavior

Many AArch32 instruction behaviors are described in the ARM ARM as CONSTRAINED UNPREDICTABLE. This section describes how such situations are handled by this model.

3.1.10 Equal Target Registers

Some instructions allow the specification of two target registers (for example, double-width SMULL, or some VMOV variants), and such instructions are CONSTRAINED UNPREDICTABLE if the same target register is specified in both positions. In this model, such instructions are treated as UNDEFINED.

3.1.11 Floating Point Load/Store Multiple Lists

Instructions that load or store a list of floating point registers (e.g. VSTM, VLDM, VPUSH, VPOP) are CONSTRAINED UNPREDICTABLE if either the uppermost register in the specified range is greater than 32 or (for 64-bit registers) if more than 16 registers are specified. In this model, such instructions are treated as UNDEFINED.

3.1.12 Floating Point VLD[2-4]/VST[2-4] Range Overflow

Instructions that load or store a fixed number of floating point registers (e.g. VST2, VLD2) are CONSTRAINED UNPREDICTABLE if the upper register bound exceeds the number of implemented floating point registers. In this model, these instructions load and store using modulo 32 indexing (consistent with AArch64 instructions with similar behavior).

3.1.13 If-Then (IT) Block Constraints

Where the behavior of an instruction in an if-then (IT) block is described as CONSTRAINED UNPREDICTABLE, this model treats that instruction as UNDEFINED.

3.1.14 Use of R13

In architecture variants before ARMv8, use of R13 was described as CONSTRAINED UNPREDICTABLE in many circumstances. From ARMv8, most of these situations are no longer considered unpredictable. This model allows R13 to be used like any other GPR, consistent with the ARMv8 specification.

3.1.15 Use of R15

Use of R15 is described as CONSTRAINED UNPREDICTABLE in many circumstances. This model allows such use to be configured using the parameter "unpredictableR15" as follows:

Value "undefined": any reference to R15 in such a situation is treated as UNDEFINED;

Value "nop": any reference to R15 in such a situation causes the instruction to be treated as a NOP; Value "raz_wi": any reference to R15 in such a situation causes the instruction to be treated as a RAZ/WI (that is, R15 is read as zero and write-ignored);

Value "execute": any reference to R15 in such a situation is executed using the current value of R15 on read, and writes to R15 are allowed (but are not interworking).

Value "assert": any reference to R15 in such a situation causes the simulation to halt with an assertion message (allowing any such unpredictable uses to be easily identified).

In this variant, the default value of "unpredictableR15" is "undefined".

3.1.16 Unpredictable Instructions in Some Modes

Some instructions are described as CONSTRAINED UNPREDICTABLE in some modes only (for example, MSR accessing SPSR is CONSTRAINED UNPREDICTABLE in User and System modes). This model allows such use to be configured using the parameter "unpredictableModal", which can have values "undefined" or "nop". See the previous section for more information about the meaning of these values. In this variant, the default value of "unpredictableModal" is "nop".

3.1.17 Integration Support

This model implements a number of non-architectural pseudo-registers and other features to facilitate integration.

3.1.18 Memory Transaction Query

Two registers are intended for use within memory callback functions to provide additional information about the current memory access. Register transactPL indicates the processor execution level of the current access (0-3). Note that for load/store translate instructions (e.g. LDRT, STRT) the reported execution level

Copyright (c) 2021 Imperas Software Limited www.imperas.com

will be 0, indicating an EL0 access. Register transactAT indicates the type of memory access: 0 for a normal read or write; and 1 for a physical access resulting from a page table walk.

A banked set of registers provides information about the most recently completed page table walk. There

3.1.19 Page Table Walk Query

are up to six banks of registers: bank 0 is for stage 1 walks, bank 1 is for stage 2 walks, and banks 2-5 are for stage 2 walks initiated by stage 1 level 0-3 entry lookups, respectively. Banks 1-5 are present only for processors with virtualization extensions. The currently active bank can be set using register PTWBankSelect. Register PTWBankValid is a bitmask indicating which banks contain valid data: for example, the value 0xb indicates that banks 0, 1 and 3 contain valid data. Within each bank, there are registers that record addresses and values read during that page table walk. Register PTWBase records the table base address, register PTWInput contains the input address that starts a walk, register PTWOutput contains the result address and register PTWPgSize contains the page size (PTWOutput and PTWPgSize are valid only if the page table walk completes). Registers PTWAddressL0-PTWAddressL3 record the addresses of level 0 to level 3 entries read, respectively. Register PTWAddressValid is a bitmask indicating which address registers contain valid data: bits 0-3 indicate PTWAddressL0-PTWAddressL3, respectively, bit 4 indicates PTWBase, bit 5 indicates PTWInput, bit 6 indicates both PTWOutput and PTWPgSize. For example, the value 0x73 indicates that PTWBase, PTWInput, PTWOutput, PTWPgSize and PTWAddressL0-L1 are valid but PTWAddressL2-L3 are not. Register PTWAddressNS is a bitmask indicating whether an address is in non-secure memory: bits 0-3 indicate PTWAddressL0-PTWAddressL3, respectively, bit 4 indicates PTWBase, bit 6 indicates PTWOutput (PTWInput is a VA and thus has no secure/non-secure info). Registers PTWValueL0-PTWValueL3 contain page table entry values read at level 0 to level 3. Register PTWValueValid is a bitmask indicating which value registers contain valid data: bits 0-3 indicate PTWValueL0-PTWValueL3, respectively.

3.1.20 Artifact Page Table Walks

Registers are also available to enable a simulation environment to initiate an artifact page table walk (for example, to determine the ultimate PA corresponding to a given VA). Register PTWI_EL1S initiates a secure EL1 table walk for a fetch. Register PTWD_EL1S initiates a secure EL1 table walk for a load or store (note that current ARM processors have unified TLBs, so these registers are synonymous). Registers PTW[ID]_EL1NS initiate walks for non-secure EL1 accesses. Registers PTW[ID]_EL2 initiate EL2 walks. Registers PTW[ID]_S2 initiate stage 2 walks. Registers PTW[ID]_EL3 initiate AArch64 EL3 walks. Finally, registers PTW[ID]_current initiate current-mode walks (useful in a memory callback context). Each walk fills the query registers described above.

3.1.21 MMU and Page Table Walk Events

Two events are available that allow a simulation environment to be notified on MMU and page table walk actions. Event mmuEnable triggers when any MMU is enabled or disabled. Event pageTableWalk triggers on completion of any page table walk (including artifact walks).

3.1.22 Artifact Address Translations

A simulation environment can trigger an artifact address translation operation by writing to the architectural

address translation registers (e.g. ATS1CPR). The results of such translations are written to an integration support register artifactPAR, instead of the architectural PAR register. This means that such artifact writes will not perturb architectural state.

3.1.23 TLB Invalidation

A simulation environment can cause TLB state for one or more address translation regimes in the processor to be flushed by writing to the artifact register ResetTLBs. The argument is a bitmask value, in which non-zero bits select the TLBs to be flushed, as follows:

Bit 0: EL0/EL1 stage 1 secure TLB

Bit 1: EL0/EL1 stage 1 non-secure TLB

3.1.24 Halt Reason Introspection

An artifact register HaltReason can be read to determine the reason or reasons that a processor is halted. This register is a bitfield, with the following encoding: bit 0 indicates the processor has executed a wait-for-event (WFE) instruction; bit 1 indicates the processor has executed a wait-for-interrupt (WFI) instruction; and bit 2 indicates the processor is held in reset.

3.1.25 System Register Access Monitor

If parameter "enableSystemMonitorBus" is True, an artifact 32-bit bus "SystemMonitor" is enabled for each PE. Every system register read or write by that PE is then visible as a read or write on this artifact bus, and can therefore be monitored using callbacks installed in the client environment (use opBusReadMonitorAdd/opBusWriteMonitorAdd or icmAddBusReadCallback/icmAddBusWriteCallback, depending on the client API). The format of the address on the bus is as follows:

bits 31:26 - zero

bit 25 - 1 if AArch64 access, 0 if AArch32 access

bit 24 - 1 if non-secure access, 0 if secure access

bits 23:20 - CRm value

bits 19:16 - CRn value

bits 15:12 - op2 value

bits 11:8 - op1 value

bits 7:4 - op0 value (AArch64) or coprocessor number (AArch32)

bits 3:0 - zero

As an example, to view non-secure writes to writes to CNTFRQ_EL0 in AArch64 state, install a write monitor on address range 0x020e0330:0x020e0333.

3.1.26 System Register Implementation

If parameter "enableSystemBus" is True, an artifact 32-bit bus "System" is enabled for each PE. Slave callbacks installed on this bus can be used to implement modified system register behavior (use opBusSlaveNew or icmMapExternalMemory, depending on the client API). The format of the address on the bus is the same as for the system monitor bus, described above.

3.2 Instance Parameters

Several parameters can be specified when a processor is instanced in a platform. For this processor instance

Copyright (c) 2021 Imperas Software Limited www.imperas.com

'cpu0' it has been instanced with the following parameters:

Table 3. Processor Instance 'cpu0' Parameters (Configurations)

Parameter	Value	Description	
endian	little	Select processor endian (big or little)	
mips	100	The nominal MIPS for the processor	
semihostvendor	arm.ovpworld.org	The VLNV vendor name of a Semihost library	
semihostname	armNewlib	The VLNV name of a Semihost library	

Table 4. Processor Instance 'cpu0' Parameters (Attributes)

Parameter Name	Value	Туре
variant	Cortex-A9UP	enum
compatibility	nopSVC	enum
UAL	1	bool

3.3 Memory Map for processor 'cpu0' bus: 'bus0'

Processor instance 'cpu0' is connected to bus 'bus0' using master port 'INSTRUCTION'.

Processor instance 'cpu0' is connected to bus 'bus0' using master port 'DATA'.

Table 5. Memory Map ('cpu0' / 'bus0' [width: 32])

Lo Address	Hi Address	Instance	Component
0x0	0xFFFFFFFF	memory0	ram

3.4 Net Connections to processor: 'cpu0'

There are no nets connected to this processor.

4.0 Processor [arm.ovpworld.org/processor/arm/1.0] instance: cpu1

4.1 Processor model type: 'arm' variant 'Cortex-A9UP' definition

Imperas OVP processor models support multiple variants and details of the variants implemented in this model can be found in:

- $the\ Imperas\ installation\ located\ at\ Imperas\ Lib/source/arm. ovpworld. org/processor/arm/1.0/doc$
- the OVP website: OVP Model Specific Information arm Cortex-A9UP.pdf

4.1.1 Description

ARM Processor Model

4.1.2 Licensing

Usage of binary model under license governing simulator usage.

Note that for models of ARM CPUs the license includes the following terms:

Licensee is granted a non-exclusive, worldwide, non-transferable, revocable licence to:

If no source is being provided to the Licensee: use and copy only (no modifications rights are granted) the model for the sole purpose of designing, developing, analyzing, debugging, testing, verifying, validating and optimizing software which: (a) (i) is for ARM based systems; and (ii) does not incorporate the ARM Models or any part thereof; and (b) such ARM Models may not be used to emulate an ARM based system to

Copyright (c) 2021 Imperas Software Limited www.imperas.com

run application software in a production or live environment.

If source code is being provided to the Licensee: use, copy and modify the model for the sole purpose of designing, developing, analyzing, debugging, testing, verifying, validating and optimizing software which:
(a) (i) is for ARM based systems; and (ii) does not incorporate the ARM Models or any part thereof; and (b) such ARM Models may not be used to emulate an ARM based system to run application software in a production or live environment.

In the case of any Licensee who is either or both an academic or educational institution the purposes shall be limited to internal use.

Except to the extent that such activity is permitted by applicable law, Licensee shall not reverse engineer, decompile, or disassemble this model. If this model was provided to Licensee in Europe, Licensee shall not reverse engineer, decompile or disassemble the Model for the purposes of error correction.

The License agreement does not entitle Licensee to manufacture in silicon any product based on this model. The License agreement does not entitle Licensee to use this model for evaluating the validity of any ARM patent.

Source of model available under separate Imperas Software License Agreement.

4.1.3 Limitations

Instruction pipelines are not modeled in any way. All instructions are assumed to complete immediately. This means that instruction barrier instructions (e.g. ISB, CP15ISB) are treated as NOPs, with the exception of any undefined instruction behavior, which is modeled. The model does not implement speculative fetch behavior. The branch cache is not modeled.

Caches and write buffers are not modeled in any way. All loads, fetches and stores complete immediately and in order, and are fully synchronous (as if the memory was of Strongly Ordered or Device-nGnRnE type). Data barrier instructions (e.g. DSB, CP15DSB) are treated as NOPs, with the exception of any undefined instruction behavior, which is modeled. Cache manipulation instructions are implemented as NOPs, with the exception of any undefined instruction behavior, which is modeled.

Real-world timing effects are not modeled: all instructions are assumed to complete in a single cycle. Performance Monitors are implemented as a register interface only except for the cycle counter, which is implemented assuming one instruction per cycle.

TLBs are architecturally-accurate but not device accurate. This means that all TLB maintenance and address translation operations are fully implemented but the cache is larger than in the real device.

4.1.4 Verification

Models have been extensively tested by Imperas. ARM Cortex-A models have been successfully used by customers to simulate SMP Linux, Ubuntu Desktop, VxWorks and ThreadX on Xilinx Zynq virtual platforms.

4.1.5 Core Features

Thumb-2 instructions are supported.

Trivial Jazelle extension is implemented.

4.1.6 Memory System

Security extensions are implemented (also known as TrustZone). Non-secure accesses can be made visible

Copyright (c) 2021 Imperas Software Limited www.imperas.com

externally by connecting the processor to a 41-bit physical bus, in which case bits 39..0 give the true physical address and bit 40 is the NS bit.

VMSA secure and non-secure address translation is implemented.

TLB behavior is controlled by parameter ASIDCacheSize. If this parameter is 0, then an unlimited number of TLB entries will be maintained concurrently. If this parameter is non-zero, then only TLB entries for up to ASIDCacheSize different ASIDs will be maintained concurrently initially; as new ASIDs are used, TLB entries for less-recently used ASIDs are deleted, which improves model performance in some cases (especially when 16-bit ASIDs are in use). If the model detects that the TLB entry cache is too small (entry ejections are very frequent), it will increase the cache size automatically. In this variant, ASIDCacheSize is

4.1.7 Advanced SIMD and Floating-Point Features

SIMD and VFP instructions are implemented.

The model implements trapped exceptions if FPTrap is set to 1 in MVFR0 (for AArch32) or MVFR0_EL1 (for AArch64). When floating point exception traps are taken, cumulative exception flags are not updated (in other words, cumulative flag state is always the same as prior to instruction execution, even for SIMD instructions). When multiple enabled exceptions are raised by a single floating point operation, the exception reported is the one in least-significant bit position in FPSCR (for AArch32) or FPCR (for AArch64). When multiple enabled exceptions are raised by different SIMD element computations, the exception reported is selected from the lowest-index-number SIMD operation. Contact Imperas if requirements for exception reporting differ from these.

Trapped exceptions not are implemented in this variant (FPTrap=0)

4.1.8 Debug Mask

It is possible to enable model debug features in various categories. This can be done statically using the "override_debugMask" parameter, or dynamically using the "debugflags" command. Enabled debug features are specified using a bitmask value, as follows:

Value 0x004: enable debugging of MMU/MPU mappings.

Value 0x080: enable debugging of all system register accesses.

Value 0x100: enable debugging of all traps of system register accesses.

Value 0x200: enable verbose debugging of other miscellaneous behavior (for example, the reason why a particular instruction is undefined).

Value 0x400: enable debugging of Performance Monitor timers

Value 0x800: enable dynamic validation of TLB entries against in-memory page table contents (finds some classes of error where page table entries are updated without a subsequent flush of affected TLB entries). All other bits in the debug bitmask are reserved and must not be set to non-zero values.

4.1.9 AArch32 Unpredictable Behavior

Many AArch32 instruction behaviors are described in the ARM ARM as CONSTRAINED UNPREDICTABLE. This section describes how such situations are handled by this model.

4.1.10 Equal Target Registers

Some instructions allow the specification of two target registers (for example, double-width SMULL, or

Copyright (c) 2021 Imperas Software Limited www.imperas.com

Page 14 of 27

some VMOV variants), and such instructions are CONSTRAINED UNPREDICTABLE if the same target register is specified in both positions. In this model, such instructions are treated as UNDEFINED.

4.1.11 Floating Point Load/Store Multiple Lists

Instructions that load or store a list of floating point registers (e.g. VSTM, VLDM, VPUSH, VPOP) are CONSTRAINED UNPREDICTABLE if either the uppermost register in the specified range is greater than 32 or (for 64-bit registers) if more than 16 registers are specified. In this model, such instructions are treated as UNDEFINED.

4.1.12 Floating Point VLD[2-4]/VST[2-4] Range Overflow

Instructions that load or store a fixed number of floating point registers (e.g. VST2, VLD2) are CONSTRAINED UNPREDICTABLE if the upper register bound exceeds the number of implemented floating point registers. In this model, these instructions load and store using modulo 32 indexing (consistent with AArch64 instructions with similar behavior).

4.1.13 If-Then (IT) Block Constraints

Where the behavior of an instruction in an if-then (IT) block is described as CONSTRAINED UNPREDICTABLE, this model treats that instruction as UNDEFINED.

4.1.14 Use of R13

In architecture variants before ARMv8, use of R13 was described as CONSTRAINED UNPREDICTABLE in many circumstances. From ARMv8, most of these situations are no longer considered unpredictable. This model allows R13 to be used like any other GPR, consistent with the ARMv8 specification.

4.1.15 Use of R15

Use of R15 is described as CONSTRAINED UNPREDICTABLE in many circumstances. This model allows such use to be configured using the parameter "unpredictableR15" as follows:

Value "undefined": any reference to R15 in such a situation is treated as UNDEFINED;

Value "nop": any reference to R15 in such a situation causes the instruction to be treated as a NOP; Value "raz_wi": any reference to R15 in such a situation causes the instruction to be treated as a RAZ/WI (that is, R15 is read as zero and write-ignored);

Value "execute": any reference to R15 in such a situation is executed using the current value of R15 on read, and writes to R15 are allowed (but are not interworking).

Value "assert": any reference to R15 in such a situation causes the simulation to halt with an assertion message (allowing any such unpredictable uses to be easily identified).

In this variant, the default value of "unpredictableR15" is "undefined".

4.1.16 Unpredictable Instructions in Some Modes

Some instructions are described as CONSTRAINED UNPREDICTABLE in some modes only (for example, MSR accessing SPSR is CONSTRAINED UNPREDICTABLE in User and System modes). This model allows such use to be configured using the parameter "unpredictableModal", which can have values "undefined" or "nop". See the previous section for more information about the meaning of these values. In this variant, the default value of "unpredictableModal" is "nop".

Copyright (c) 2021 Imperas Software Limited www.imperas.com

Page 15 of 27

4.1.17 Integration Support

This model implements a number of non-architectural pseudo-registers and other features to facilitate integration.

4.1.18 Memory Transaction Query

Two registers are intended for use within memory callback functions to provide additional information about the current memory access. Register transactPL indicates the processor execution level of the current access (0-3). Note that for load/store translate instructions (e.g. LDRT, STRT) the reported execution level will be 0, indicating an EL0 access. Register transactAT indicates the type of memory access: 0 for a normal read or write; and 1 for a physical access resulting from a page table walk.

A banked set of registers provides information about the most recently completed page table walk. There

4.1.19 Page Table Walk Query

are up to six banks of registers: bank 0 is for stage 1 walks, bank 1 is for stage 2 walks, and banks 2-5 are for stage 2 walks initiated by stage 1 level 0-3 entry lookups, respectively. Banks 1-5 are present only for processors with virtualization extensions. The currently active bank can be set using register PTWBankSelect. Register PTWBankValid is a bitmask indicating which banks contain valid data: for example, the value 0xb indicates that banks 0, 1 and 3 contain valid data. Within each bank, there are registers that record addresses and values read during that page table walk. Register PTWBase records the table base address, register PTWInput contains the input address that starts a walk, register PTWOutput contains the result address and register PTWPgSize contains the page size (PTWOutput and PTWPgSize are valid only if the page table walk completes). Registers PTWAddressL0-PTWAddressL3 record the addresses of level 0 to level 3 entries read, respectively. Register PTWAddressValid is a bitmask indicating which address registers contain valid data: bits 0-3 indicate PTWAddressL0-PTWAddressL3, respectively, bit 4 indicates PTWBase, bit 5 indicates PTWInput, bit 6 indicates both PTWOutput and PTWPgSize. For example, the value 0x73 indicates that PTWBase, PTWInput, PTWOutput, PTWPgSize and PTWAddressL0-L1 are valid but PTWAddressL2-L3 are not. Register PTWAddressNS is a bitmask indicating whether an address is in non-secure memory: bits 0-3 indicate PTWAddressL0-PTWAddressL3, respectively, bit 4 indicates PTWBase, bit 6 indicates PTWOutput (PTWInput is a VA and thus has no secure/non-secure info). Registers PTWValueL0-PTWValueL3 contain page table entry values read at level 0 to level 3. Register PTWValueValid is a bitmask indicating which value registers contain valid data: bits 0-3 indicate PTWValueL0-PTWValueL3, respectively.

4.1.20 Artifact Page Table Walks

Registers are also available to enable a simulation environment to initiate an artifact page table walk (for example, to determine the ultimate PA corresponding to a given VA). Register PTWI_EL1S initiates a secure EL1 table walk for a fetch. Register PTWD_EL1S initiates a secure EL1 table walk for a load or store (note that current ARM processors have unified TLBs, so these registers are synonymous). Registers PTW[ID]_EL1NS initiate walks for non-secure EL1 accesses. Registers PTW[ID]_EL2 initiate EL2 walks. Registers PTW[ID]_S2 initiate stage 2 walks. Registers PTW[ID]_EL3 initiate AArch64 EL3 walks. Finally, registers PTW[ID]_current initiate current-mode walks (useful in a memory callback context). Each walk fills the query registers described above.

Copyright (c) 2021 Imperas Software Limited www.imperas.com

4.1.21 MMU and Page Table Walk Events

Two events are available that allow a simulation environment to be notified on MMU and page table walk actions. Event mmuEnable triggers when any MMU is enabled or disabled. Event pageTableWalk triggers on completion of any page table walk (including artifact walks).

4.1.22 Artifact Address Translations

A simulation environment can trigger an artifact address translation operation by writing to the architectural address translation registers (e.g. ATS1CPR). The results of such translations are written to an integration support register artifactPAR, instead of the architectural PAR register. This means that such artifact writes will not perturb architectural state.

4.1.23 TLB Invalidation

A simulation environment can cause TLB state for one or more address translation regimes in the processor to be flushed by writing to the artifact register ResetTLBs. The argument is a bitmask value, in which non-zero bits select the TLBs to be flushed, as follows:

Bit 0: EL0/EL1 stage 1 secure TLB

Bit 1: EL0/EL1 stage 1 non-secure TLB

4.1.24 Halt Reason Introspection

An artifact register HaltReason can be read to determine the reason or reasons that a processor is halted. This register is a bitfield, with the following encoding: bit 0 indicates the processor has executed a wait-for-event (WFE) instruction; bit 1 indicates the processor has executed a wait-for-interrupt (WFI) instruction; and bit 2 indicates the processor is held in reset.

4.1.25 System Register Access Monitor

If parameter "enableSystemMonitorBus" is True, an artifact 32-bit bus "SystemMonitor" is enabled for each PE. Every system register read or write by that PE is then visible as a read or write on this artifact bus, and can therefore be monitored using callbacks installed in the client environment (use opBusReadMonitorAdd/opBusWriteMonitorAdd or icmAddBusReadCallback/icmAddBusWriteCallback, depending on the client API). The format of the address on the bus is as follows:

bits 31:26 - zero

bit 25 - 1 if AArch64 access, 0 if AArch32 access

bit 24 - 1 if non-secure access, 0 if secure access

bits 23:20 - CRm value

bits 19:16 - CRn value

bits 15:12 - op2 value

bits 11:8 - op1 value

bits 7:4 - op0 value (AArch64) or coprocessor number (AArch32)

bits 3:0 - zero

As an example, to view non-secure writes to writes to CNTFRQ_EL0 in AArch64 state, install a write monitor on address range 0x020e0330:0x020e0333.

4.1.26 System Register Implementation

Copyright (c) 2021 Imperas Software Limited www.imperas.com

OVP License. Release 20210408.0 Page 17 of 27

If parameter "enableSystemBus" is True, an artifact 32-bit bus "System" is enabled for each PE. Slave callbacks installed on this bus can be used to implement modified system register behavior (use opBusSlaveNew or icmMapExternalMemory, depending on the client API). The format of the address on the bus is the same as for the system monitor bus, described above.

4.2 Instance Parameters

Several parameters can be specified when a processor is instanced in a platform. For this processor instance 'cpu1' it has been instanced with the following parameters:

Table 6. Processor Instance 'cpu1' Parameters (Configurations)

Tuble of Floressor instance open furallicities (Configurations)			
Parameter	Value Description		
endian	little Select processor endian (big or little)		
mips	100	The nominal MIPS for the processor	
semihostvendor	arm.ovpworld.org	The VLNV vendor name of a Semihost library	
semihostname	armNewlib	The VLNV name of a Semihost library	

Table 7. Processor Instance 'cpu1' Parameters (Attributes)

Parameter Name	Value	Туре
variant	Cortex-A9UP	enum
compatibility	nopSVC	enum
UAL	1	bool

4.3 Memory Map for processor 'cpu1' bus: 'bus1'

Processor instance 'cpu1' is connected to bus 'bus1' using master port 'INSTRUCTION'.

Processor instance 'cpu1' is connected to bus 'bus1' using master port 'DATA'.

Table 8. Memory Map ('cpu1'/'bus1' [width: 32])

Lo Address	Hi Address	Instance	Component
0x0	0xFFFFFFF	memory1	ram

4.4 Net Connections to processor: 'cpu1'

There are no nets connected to this processor.

Copyright (c) 2021 Imperas Software Limited OVP License. Release 20210408.0

5.0 Overview of Imperas OVP Virtual Platforms

This document provides the details of the usage of an Imperas OVP Virtual Platform / Module. The first half of the document covers specifics of this particular virtual platform / module.

This second part of the document, includes information about Imperas OVP virtual platforms and modules, how they are built and used.

The Imperas virtual platforms are designed to provide a base for you to run high-speed software simulations of CPU-based SoCs and platforms on any suitable PC. They are typically based on the functionality of vendors fixed or evaluation platforms, enabling you to simulate software on these reference platforms. Typically virtual platforms are fixed and require the vendor to modify or extend them. Imperas virtual platforms are different in that they enable you to extend the functionality of the virtual platform, to closer reflect your own platform, by adding more component models, running different operating systems or adding additional applications.

Imperas virtual platforms are created using the Imperas iGen technology, allowing them to be used with Imperas OVP based simulators and also with Accellera/OSCI compliant SystemC simulators and commercial EDA System Design environments that use SystemC.

Virtual platforms include simulation models of the target devices, including the processor model(s) for the target device plus enough peripheral models to boot an operating system or run bare metal applications. The platform and the peripheral models used in most of the virtual platforms are open source, so that you can easily add new models to the platform as well as modify the existing models. Some models are only provided as binary, normally because the IP owner has restricted the release of the model source. In this case, please contact Imperas for more information.

There are typically several generic flavors of the virtual platforms for specific processor families, some targeting full operating systems, such as Linux, and some which focus on Real Time Operating Systems (RTOS) such as Mentor Nucleus or freeRTOS. OVP models of the processor cores are included in the virtual platforms, and for those processors which support mulitple cores SMP Linux is often supported for that virtual platform. For all of these virtual platforms, many of the peripheral components of the platform are modeled, often including the Ethernet and USB components. The semi-hosting capability of the Imperas virtual platform simulator products enables connection via the Ethernet and USB components from the virtual platform to the real world via the x86 host machine.

The Imperas OVP CPU models are written using the OVP Virtual Machine Interface (VMI) API that defines the behavior of the processor. The VMI API makes a clear line between model and simulator allowing very good optimization and world class high speed performance. The processor models are Instruction Accurate and do not model the detailed cycle timing of the processor and they implement functionality at the level of a Programmers View of the processor and peripherals and the software running on them does not know it is not running on hardware. Many models are provided as a binary shared object

Copyright (c) 2021 Imperas Software Limited www.imperas.com

OVP License. Release 20210408.0 Page 19 of 27

and also as source. This allows the download and use of the model binary or the use of the source to explore and modify the model. The models are run through an extensive QA and regression testing process and most processor model families are validated using technology provided by the processor IP owners. All the models in this platform are developed with the Open Virtual Platforms APIs and are implemented in C. A platform can be modeled as different levels of hierarchy using separately describable and compilable modules.

More information on modeling and APIs can be found on the www.OVPworld.org site.

6.0 Getting Started with Imperas OVP Virtual Platforms

Virtual platforms are downloadable from the OVPworld website OVPworld.org/downloads. You need to browse and look for '<platform processor name> Examples'. You do need to be registered and logged in on the OVP site to download. OVPworld currently provides 32 bit host versions of packages containing virtual platforms.

When downloading, choose, Linux or Windows host. 32 bit packages can be installed and executed on 32 bit or 64 bit hosts. If you require a 64 bit host version please contact Imperas.

For example, for the ARM Versatile Express platform booting Linux on Cortex-A15MP Single, Dual, and Quad core procesors, you would want the download package: 'OVPsim_demo_Linux_ArmVersatileExpress_arm_Cortex-A15MP'.

Most virtual platform packages contain the platform and all the processor and peripheral models needed. You will need to download a simulator to run the platform. You can use OVPsim, downloadable from OVPworld.org/downloads, or you can use one of the Imperas simulators (imperas.com/products) available commercially from Imperas.

7.0 Simulating Software

7.1 Getting a license key to run

After you have downloaded you will need a runtime license key before the simulators will run. For OVPsim please visit OVPworld.org/likey and provide the required information and an evaluation/demo license key will be automatically sent to you. If you are using Imperas, then please contact Imperas for a license key.

7.2 Normal runs

To run a platform, read the section below on command line control of the platform and the section on setting command line arguments.

7.3 Loading Software

For most virtual platforms the platform is already configured to run the default software application/program and there is normally a script to run that sets some arguments. You can then copy/edit this script to select your own applications etc.

The example application programs are typically .elf format files and are provided pre-compiled. There are normally makefiles and associated scripts to recompile the example applications.

To find more information about compiling and loading software, the following document should be looked at: Imperas_Installation_and_Getting_Started.pdf.

7.4 Semihosting

In a virtual platform, semihosting is not normally used as there is normally hardware that implements the appropriate functionality - for example I/O will be handled by UARTs etc.

7.5 Using a terminal (UART)

If the platform includes one or more UARTs you will need to connect a terminal program to it so that you can see output and type into the simulated program. Review the list of peripherals below and see what configuration options it has been set with. In most cases there is an option to set to instruct the simulator to 'pop up' a terminal window connected to the simulated UART.

7.6 Interacting with the simulation (keyboard and mouse)

If the platform has a simulated UART you can normally set a command to get the simulator to pop up a terminal window allowing you to see output from the simulated UART and also allowing you to type characters into the UART that can be processed by the simulated software.

If your simulated platform has an LCD device then you can often configure it to recognize mouse movements and mouse clicks - allowing full interaction.

To see these interactions in action, have a look at some of the available videos available at OVPworld.org/demosandvideos.

7.7 More Information (Documentation) on Simulation

To find more information about running simulations and more of the options the simulators provide, the following documents should be looked at:

Imperas Installation and Getting Started.pdf

Simulation Control of Platforms and Modules User Guide.pdf

Advanced Simulation Control of Platforms and Modules User Guide.pdf

OVP Control File User Guide.pdf

A full list of the currently available OVP documentation is available: <u>OVPworld.org/documentation</u>.

8.0 Debugging Software running on an Imperas OVP Virtual Platform

The Imperas and OVP simulators have several different interfaces to debuggers. These include several proprietary formats and also the standard GNU RSP format is supported allowing many compatible debuggers to be used. Below are some examples that Imperas directly support.

Copyright (c) 2021 Imperas Software Limited www.imperas.com

OVP License. Release 20210408.0 Page 21 of 27

8.1 Debugging with GDB

A GNU debugger (GDB) can be connected to a processor in a platform using the RSP protocol. This allows the application program running on a processor to be debugged using a specific GDB for the processor selected. When using the Imperas Professional products many connections can be made allowing a GDB to be connected to all the processors in the platform.

The use of GDB is documented: OVPsim Debugging Applications with GDB User Guide.pdf.

8.2 Debugging with Imperas M*DBG

The Imperas multi-processor debugger can be connected to a platform and through this connection you can debug application programs running on all of the processors instanced within the platform. It is also capable, within this single unified environment, to debug peripheral model behavioral code in conjunction with the processor application programs.

For more information please see the Imperas M*DBG user guide.

The Imperas multi-processor debugger is also capable of controlling the Imperas Verification Analysis aand Profiling (VAP) tools in real time, making them invaluable to application program development, debugging and analysis.

For more information please see the Imperas VAP tools user guide.

8.3 Debugging with the Imperas eGui and GDB

Imperas eGui gives a GUI front end to the use of the GDB debugger. It allows use of all the features of GDB including source level application program debugging on processors.

8.4 Debugging with the Imperas eGui and M*DBG

Imperas eGui gives a GUI front end to the Imperas multi-processor debugger. It provides all the features of this debugger but does so with source level application program debugging on processors and source level debugging of the behavioral code on peripheral components in the platform. A context view shows all the processor and peripheral components within the platform and allows switching between them to examine the state of each at the event at which the simulation was stopped

Imperas eGui provides a menu from which the Imperas VAP tools can be controlled.

8.5 Debugging with Imperas eGui and Eclipse

Imperas provide a GUI based on Eclipse called eGui. This provides a GUI front end to use with a standard GDB or the Imperas MPD (Multi-Processor Debugger).

The use of eGui is documented: <u>eGui Eclipse User Guide.pdf</u>.

A standard Eclipse CDT development environment can be connected to one or more processors in a

Copyright (c) 2021 Imperas Software Limited www.imperas.com

OVP License. Release 20210408.0 Page 22 of 27

platform (multiple processors require an Imperas professional product). The simulation platform is started remotely or using the external tool feature in Eclipse, opens a debug port and awaits the connection with Eclipse. All features provided by the Eclipse CDT development environment are available to be used to debug software applications executing on the processors in the platform.

The use of Eclipse is documented: OVPsim Debugging Applications with Eclipse User Guide.pdf.

8.6 Debugging applications running under a simulated operating system

If the simulated platform is running an Operating System and the platform has a UART or Ethernet etc connection then it is often possible to connect an external debugger and debug the applications running under the simulated operating system.

An example would be a simulated platform running the Linux operating system, such as the MIPS Malta, or ARM Versatile Express. Within the simulated Linux you can start a gdbserver that connects from within the simulation through a UART out to the host PC via a port. Within the host PC you start a terminal program and connect to the port with a debugger such as GDB and can then debug the simulated user application.

9.0 Modifying the Platform / Module

9.1 Platforms / Modules use C/C++ and OVP APIs

The Imperas and OVP simulators execute a platform / module that is written in C/C++ and that makes function calls into the simulator's APIs. Thus the virtual platform / module is compiled from C/C++ into a binary shared object that the simulator loads and runs. OVP provides the definition and documentation that defines the C APIs for modeling the platforms, modules, the peripherals, and the processors. You can find more information about these APIs on the OVP website and in the OVP API documentation.

9.2 Platforms/Modules/Peripherals can be easily built with iGen from Imperas

Imperas provides a product 'iGen' that takes an input script file and creates the C/C++ files needed for platforms, modules, and peripherals - it creates the C/C++ file that is compiled into the platform, module or peripheral that is needed as an object file by the simulator. iGen creates the C/C++ files, you then need to add any necessary behaviors or further details etc. For platforms iGen creates either a C platform or a C++ SystemC TLM2 platform. For peripherals or modules iGen creates the C files and also provides a native C++ SystemC TLM2 interface to allow the peripheral/module to be instantiated in SystemC TLM2 platforms.

Information on iGen is available from: <u>imperas.com/products</u>.

9.3 Re-configuring the platform

There will nornmally be several configuration options that you can set when running the platform without the need to change any source. Refer to the section above on command line arguments. If these do not allow you to make the changes you need, then you may need to edit and recompile the source of the platform.

Copyright (c) 2021 Imperas Software Limited www.imperas.com

OVP License. Release 20210408.0 Page 23 of 27

The source of the platform, modules, and the source of the peripherals will be installed as part of the packages you are using. The sources are located in the Imperas/OVP installation VLNV source tree. The VLNV term refers to: Vendor (eg arm.ovpworld.org), Library (eg platform), Name, (eg ArmVersatileExpress-CA15), and Version (eg 1.0). To modify the platform, locate the platform source files.

If you are an Imperas user and have access to iGen, we recommend you modify the source script files and regenerate and recompile the C that makes up the platform. Refer to the Imperas iGen model generator guide and the Imperas platform generator guide.

If you are using the C or SystemC TLM2 platforms with OVPsim, then you can edit the C/C++ files, recompile the source directly using the supplied makefiles, and the run the simulator directly with the resultant shared object.

9.4 Replacing peripherals components

If you need to replace peripherals, find the appropriate place in the source of the platform, make the change you need, and recompile etc. Look in the library for documentation on available peripherals and their configuration options.

9.5 Adding new peripherals components

If you need to add peripherals, find the appropriate place in the source, make the additions you need, and recompile etc. Look in the library for documentation on available peripherals and their configuration options.

If you need to create new peripheral components then use iGen to very quickly create the necessary C/C++ files that get you started. With iGen you can create peripherals with register/memory state in a few lines of iGen source. When adding behavior to the peripherals refer to the OVP API documentation.

10.0 Available Virtual Platforms

Table 9. Imperas / OVP Extendable Platform Kits (13 available)

Name	Vendor
AlteraCycloneIII_3c120	altera.ovpworld.org
AlteraCycloneV_HPS	altera.ovpworld.org
ArmIntegratorCP	arm.ovpworld.org
ArmVersatileExpress	arm.ovpworld.org
ArmVersatileExpress-CA15	arm.ovpworld.org
ArmVersatileExpress-CA9	arm.ovpworld.org
AtmelAT91SAM7	atmel.ovpworld.org
FreescaleKinetis60	freescale.ovpworld.org
FreescaleKinetis64	freescale.ovpworld.org
FreescaleVybridVFxx	freescale.ovpworld.org
MipsMalta	mips.ovpworld.org
RenesasUPD70F3441	renesas.ovpworld.org
XilinxML505	xilinx.ovpworld.org

Table 10. Imperas General Virtual Platforms (6 available)

11 - 11 - 11 - 11 - 11 - 11 - 11 -	
Name	Vendor
arm-ti-eabi	arm.imperas.com
armm-ti-coff	arm.imperas.com
armm-ti-eabi	arm.imperas.com
HeteroAlteraCycloneV_HPS_CycloneIII_3c120	imperas.ovpworld.org
HeteroArmNucleusMIPSLinux	imperas.ovpworld.org
SiFiveFU540	imperas.ovpworld.org

Table 11. Imperas Modules (component of other platforms) (55 available)

Name	Vendor
AlteraCycloneIII_3c120	altera.ovpworld.org
AlteraCycloneV_HPS	altera.ovpworld.org
AE350	andes.ovpworld.org
ARMv8-A-FMv1	arm.ovpworld.org
ArmIntegratorCP	arm.ovpworld.org
ArmVersatileExpress	arm.ovpworld.org
ArmVersatileExpress-CA15	arm.ovpworld.org
ArmVersatileExpress-CA9	arm.ovpworld.org
AtmelAT91SAM7	atmel.ovpworld.org
ArmCortexMFreeRTOS	imperas.ovpworld.org
ArmCortexMuCOS-II	imperas.ovpworld.org
ArmuKernel	imperas.ovpworld.org
ArmuKernelDual	imperas.ovpworld.org
BareMetalMIPS	imperas.ovpworld.org
Dual_ARMv8-A-FMv1_VLAN	imperas.ovpworld.org
Hetero_1xArm_3xMips32	imperas.ovpworld.org
Hetero_ARM_RISCV_NeuralNetwork	imperas.ovpworld.org

Hetero ARM%-A-FMVI_Cortex-M3 imperas orpworld.org Hetero_AlteraCycloneV_HPS_AlteraCycloneIII_3c120 imperas orpworld.org Hetero_AlteraCycloneV_HPS_AlteraCycloneIII_3c120 imperas orpworld.org Hetero_ArmVersatiteExpress_MipsMalta imperas.orpworld.org Hetero_ArmVersatiteExpress_MipsMalta imperas.orpworld.org Quad_ArmVersatiteExpress_MipsMalta imperas.orpworld.org RiscvRV32FreeRTOS imperas.orpworld.org RiscvRV32FreeRTOS imperas.orpworld.org RiscvRV32FreeRTOS imperas.orpworld.org ReseasUPD70F3441 imperas.orpworld.org ReseasUPD		
Hetero_AllteraCycloneV_HPS_AlteraCycloneIII_3c120 imperas.ovpworld.org Hetero_ArmVersatileExpress_MipsMalta imperas.ovpworld.org Hetero_ArmVersatileExpress_MipsMalta imperas.ovpworld.org Quad_ArmVersatileExpress_CA15 imperas.ovpworld.org MipsMalta imperas.ovpworld.org MipsOvpworld.org MipsOvpworld.org MipsMalta imperas.ovpworld.org MipsOvpworld.org MipsOvpworld.org MipsOvpworld.org MipsMalta imperas.ovpworld.org MipsOvpworld.org Miltonopworld.org Miltonopworld.org	Hetero_ARMv8-A-FMv1_Cortex-M3	imperas.ovpworld.org
Hetero_ArmIntegratorCP_XiliaxMicroBlaze imperas_ovpworld.org Hetero_ArmVersatileExpress_MijnsMalta imperas_ovpworld.org Quad_ArmVersatileExpress_XilinsMicroBlaze imperas_ovpworld.org Quad_ArmVersatileExpress_CA15 imperas_ovpworld.org Risc-RY32FreeRTOS imperas_ovpworld.org MijnsMalta imperas_ovpworld.org Renessa_UPD70F3441 reness_ovpworld.org Pall-Index_ovpworld.org MijnsMalta imperas_ovpworld.org Pall-Index_ovpworld.org MijnsMalta imperas_ovpworld.org ### Pall-Rod imperas_ovpworld.org ### Pal	Hetero_ARMv8-A-FMv1_MIPS_microAptiv	imperas.ovpworld.org
Hetero_ArmVersatileExpress_MipsMalta imperas.ovpworld.org Hetero_ArmVersatileExpress_CA15 imperas.ovpworld.org Quad_ArmVersatileExpress_CA15 imperas.ovpworld.org RisverW32FreeRTOS imperas.ovpworld.org MipsMalta imps.ovpworld.org Milins.ovpworld.org	Hetero_AlteraCycloneV_HPS_AlteraCycloneIII_3c120	imperas.ovpworld.org
Hetero_ArmVersatileExpress_XilinxMicroBlaze imperas.ovpworld.org Quad_ArmVersatileExpress_CA15 imperas.ovpworld.org RiscvRV32FreeRTOS imperas.ovpworld.org MipsMalta mips.ovpworld.org imperas.ovpworld.org safepower.ovpworld.org safepower.ovpworld.org imperas.ovpworld.org safepower.ovpworld.org safepower.ovpworld	Hetero_ArmIntegratorCP_XilinxMicroBlaze	imperas.ovpworld.org
Quad_ArmVersatileExpress-CA15 RiscrRV32FreeRTOS Imperas_ovpworld.org Impera_ovpworld.org Impera_ovpworld.org Impera_ovpworld.org Impera	Hetero_ArmVersatileExpress_MipsMalta	imperas.ovpworld.org
RiscrRV32FreeRTOS MipsMalta mips.orpworld.org inX6S nxp.ovpworld.org nxp.ovpworld.org renessa.ovpworld.org phs-multi renessa.ovpworld.org Faultlnjection Faultlnjection Faultlnjection Faultlnjection Safepower.ovpworld.org Faultlnjection Safepower.ovpworld.org Zynq_PL_DualMicroblaze Safepower.ovpworld.org Zynq_PL_NoC Safepower.ovpworld.org Zynq_PL_NoC_node Safepower.ovpworld.org Zynq_PL_NostrumNoC Zynq_PL_NostrumNoC after safepower.ovpworld.org Zynq_PL_NostrumNoC safepower.ovpworld.org Zynq_PL_RO Zynq_PL_SingleMicroblaze Zynq_PL_SingleMicroblaze Safepower.ovpworld.org Zynq_PL_TTELNoC Safepower.ovpworld.org Zynq_PL_TTELNoC Safepower.ovpworld.org Safepower.ovpworld.org Zynq_PL_TTELNoC Safepower.ovpworld.org Zynq_PL_TTELNoC Safepower.ovpworld.org Safepower.ovpworld.org Zynq_PL_TTELNoC_node Safepower.ovpworld.org Zynq_PL_TTELNoC_node Safepower.ovpworld.org Zynq_PL_TTELNoC_processing_node_public_demonstrator Safepower.ovpworld.org Zynq_PL_TTELNoC_sensor_actor_node_public_demonstrator Safepower.ovpworld.org SSICC Sifive.ovpworld.org SSICC Sifive.ovpworld.org SSICC Sifive.ovpworld.org SSICC Sifive.ovpworld.org Sifive.ovpw	Hetero_ArmVersatileExpress_XilinxMicroBlaze	imperas.ovpworld.org
MipsMalta mips.ovpworld.org mxp.ovpworld.org mxp.ovp.ovpworld.org mxp.ovp.ovpworld.org mxp.ovpworld.org mxp.	Quad_ArmVersatileExpress-CA15	imperas.ovpworld.org
in i	RiscvRV32FreeRTOS	imperas.ovpworld.org
RenesasUPD70F3441 renesas.ovpworld.org ghs-multi renesas.ovpworld.org renesas.ovpworld.org phultipetion risev.ovpworld.org phultipetion safepower.ovpworld.org safepower.ovpworld.org Zynq_PL_DualMicroblaze zynq_PL_DualMicroblaze safepower.ovpworld.org zynq_PL_NoC safepower.ovpworld.org zynq_PL_NoC safepower.ovpworld.org zynq_PL_NoStrumNoC safepower.ovpworld.org zynq_PL_NostrumNoC.onde safepower.ovpworld.org zynq_PL_SingleMicroblaze zynq_PL_SingleMicroblaze zynq_PL_SingleMicroblaze safepower.ovpworld.org zynq_PL_TTELNoC safepower.ovpworld.org zynq_PL_TTELNoC safepower.ovpworld.org zynq_PL_TTELNoC_prode zynq_PL_TTELNoC_prode safepower.ovpworld.org safepower.ovpworld.org zynq_PL_TTELNoC_prode safepower.ovpworld.org sifive.ovpworld.org	MipsMalta	mips.ovpworld.org
ghs-multi renesas.ovpworld.org virtio riscv.ovpworld.org Faulthjection safepower.ovpworld.org PublicDemonstrator safepower.ovpworld.org Zynq_PL_DualMicroblaze safepower.ovpworld.org Zynq_PL_NoC safepower.ovpworld.org Zynq_PL_NoC safepower.ovpworld.org Zynq_PL_NoC safepower.ovpworld.org Zynq_PL_NoStrumNoC safepower.ovpworld.org Zynq_PL_NostrumNoC.node safepower.ovpworld.org Zynq_PL_NostrumNoC.node safepower.ovpworld.org Zynq_PL_SingleMicroblaze safepower.ovpworld.org Zynq_PL_SingleMicroblaze safepower.ovpworld.org Zynq_PL_TTELNoC safepower.ovpworld.org Zynq_PL_TTELNoC safepower.ovpworld.org Zynq_PL_TTELNoC.pode safepower.ovpworld.org Zynq_PL_TTELNoC.pode safepower.ovpworld.org Zynq_PL_TTELNoC.pode safepower.ovpworld.org Zynq_PL_TTELNoC.pode safepower.ovpworld.org Zynq_PL_TTELNoC.pode safepower.ovpworld.org Zynq_PL_TTELNoC.pode safepower.ovpworld.org Synq_PL_TTELNoC.pode safepower.ovpworld.org Zynq_PL_TTELNoC.pode safepower.ovpworld.org Sifeve.ovpworld.org	iMX6S	nxp.ovpworld.org
virtio riscv.ovpworld.org FaultInjection safepower.ovpworld.org PublicDemonstrator safepower.ovpworld.org Zynq_PL_DualMicroblaze safepower.ovpworld.org Zynq_PL_NoC node safepower.ovpworld.org Zynq_PL_NoS node safepower.ovpworld.org Zynq_PL_SingleMicroblaze safepower.ovpworld.org Zynq_PL_SingleMicroblaze safepower.ovpworld.org Zynq_PL_TTELNoC Safepower.ovpworld.org Zynq_PL_TTELNoC_node safepower.ovpworld.org Zynq_PL_TTELNoC_processing_node_public_demonstrator safepower.ovpworld.org Zynq_PL_TTELNoC_public_demonstrator safepower.ovpworld.org Zynq_PL_TTELNoC_public_demonstrator safepower.ovpworld.org SilCC sifive.ovpworld.org SilCC silCC silCC silCCC silCCC silCCCC silCCCCCCCCCC	RenesasUPD70F3441	renesas.ovpworld.org
FaultInjection safepower.ovpworld.org PublicDemonstrator safepower.ovpworld.org Zynq_PL_DualMicroblaze safepower.ovpworld.org Zynq_PL_NoC safepower.ovpworld.org Zynq_PL_NoC safepower.ovpworld.org Zynq_PL_NoC_node safepower.ovpworld.org Zynq_PL_NostrumNoC Zynq_PL_NostrumNoC safepower.ovpworld.org Zynq_PL_RonotrumNoC_node safepower.ovpworld.org Zynq_PL_SingleMicroblaze safepower.ovpworld.org Zynq_PL_SingleMicroblaze safepower.ovpworld.org Zynq_PL_TTELNoC Zynq_PL_TTELNoC safepower.ovpworld.org Zynq_PL_TTELNoC_node safepower.ovpworld.org Zynq_PL_TTELNoC_processing_node_public_demonstrator safepower.ovpworld.org Zynq_PL_TTELNoC_processing_node_public_demonstrator safepower.ovpworld.org Zynq_PL_TTELNoC_sensor_actor_node_public_demonstrator safepower.ovpworld.org SSICC sifive.ovpworld.org	ghs-multi	renesas.ovpworld.org
PublicDemonstrator Zynq_PL_DualMicroblaze Zynq_PL_NoC Safepower.ovpworld.org Zynq_PL_NoC Zynq_PL_NoC_node Zynq_PL_NostrumNoC Zynq_PL_NostrumNoC Zynq_PL_NostrumNoC Zynq_PL_RO Zynq_PL_RO Safepower.ovpworld.org Zynq_PL_RO Zynq_PL_SingleMicroblaze Zynq_PL_TELNoC Zynq_PL_TELNoC Zynq_PL_TTELNoC Zynq_PL_TTELNoC Zynq_PL_TTELNoC_node Zynq_PL_TTELNoC_node Zynq_PL_TTELNoC_processing_node_public_demonstrator Zynq_PL_TTELNoC_sensor_actor_node_public_demonstrator Safepower.ovpworld.org Zynq_PL_TTELNoC_sensor_actor_node_public_demonstrator Safepower.ovpworld.org SSICC Sifive.ovpworld.org SSICC SIIIN.ovpworld.org Zynq_PL_Default Zynq_PL_Default Zynq_PL_Default Zilinx.ovpworld.org	virtio	riscv.ovpworld.org
Zynq_PL_DualMicroblaze safepower.ovpworld.org Zynq_PL_NoC safepower.ovpworld.org Zynq_PL_NoC_node safepower.ovpworld.org Zynq_PL_NostrumNoC safepower.ovpworld.org Zynq_PL_NostrumNoC_node safepower.ovpworld.org Zynq_PL_NostrumNoC_node safepower.ovpworld.org Zynq_PL_SingleMicroblaze safepower.ovpworld.org Zynq_PL_SingleMicroblaze safepower.ovpworld.org Zynq_PL_TTELNoC Zynq_PL_TTELNoC_node safepower.ovpworld.org Zynq_PL_TTELNoC_processing_node_public_demonstrator safepower.ovpworld.org Zynq_PL_TTELNoC_processing_node_public_demonstrator safepower.ovpworld.org Zynq_PL_TTELNoC_sensor_actor_node_public_demonstrator safepower.ovpworld.org SSICC sifive.ovpworld.org SSICC sifive.ovpworld.org SSICC sifive.ovpworld.org Sifinx.ovpworld.org	FaultInjection	safepower.ovpworld.org
Zynq_PL_NoC Zynq_PL_NoC_node Zynq_PL_NoStrumNoC Zynq_PL_NostrumNoC Zynq_PL_NostrumNoC_node Zynq_PL_RO Zynq_PL_RO Zynq_PL_RO Safepower.ovpworld.org Zynq_PL_SingleMicroblaze Zynq_PL_SingleMicroblaze Zynq_PL_TTELNoC Zynq_PL_TTELNoC_node Zynq_PL_TTELNoC_node Zynq_PL_TTELNoC_node Zynq_PL_TTELNoC_public_demonstrator Zynq_PL_TTELNoC_public_demonstrator Zynq_PL_TTELNoC_sensor_actor_node_public_demonstrator Safepower.ovpworld.org Zynq_PL_TTELNoC_sensor_actor_node_public_demonstrator Safepower.ovpworld.org Zynq_PL_TTELNoC_sensor_actor_node_public_demonstrator Safepower.ovpworld.org Zynq_PL_TTELNoC_sensor_actor_node_public_demonstrator Safepower.ovpworld.org Sifive.ovpworld.org	PublicDemonstrator	safepower.ovpworld.org
Zynq_PL_NoC_node Zynq_PL_NostrumNoC Zynq_PL_NostrumNoC_node Zynq_PL_NostrumNoC_node Zynq_PL_RO Zynq_PL_RO Safepower.ovpworld.org Zynq_PL_SingleMicroblaze Zynq_PL_TTELNoC Zynq_PL_TTELNoC_node Zynq_PL_TTELNoC_node Zynq_PL_TTELNoC_node Zynq_PL_TTELNoC_processing_node_public_demonstrator Zynq_PL_TTELNoC_public_demonstrator Zynq_PL_TTELNoC_sensor_actor_node_public_demonstrator Safepower.ovpworld.org Zynq_PL_TTELNoC_sensor_actor_node_public_demonstrator Safepower.ovpworld.org Zynq_PL_TTELNoC_sensor_actor_node_public_demonstrator Safepower.ovpworld.org Sifive.ovpworld.org Sifive.ovpworld.org Sifive.ovpworld.org Sifive.ovpworld.org Sifive.ovpworld.org Sifive.ovpworld.org Sifive.ovpworld.org Zynq_PL_Default Xilinx.ovpworld.org Zynq_PL_Default Xilinx.ovpworld.org	Zynq_PL_DualMicroblaze	safepower.ovpworld.org
Zynq_PL_NostrumNoC Zynq_PL_NostrumNoC_node Zynq_PL_RO zafepower.ovpworld.org Zynq_PL_SingleMicroblaze Zynq_PL_SingleMicroblaze Zynq_PL_TTELNoC zafepower.ovpworld.org Zynq_PL_TTELNoC_node Zynq_PL_TTELNoC_node Zynq_PL_TTELNoC_processing_node_public_demonstrator Zynq_PL_TTELNoC_public_demonstrator zynq_PL_TTELNoC_sensor_actor_node_public_demonstrator zynq_PL_TTELNoC_sensor_actor_node_public_demonstrator zynq_PL_TTELNoC_sensor_actor_node_public_demonstrator zifive.ovpworld.org zifive.ovpworld.org zifive.ovpworld.org zifive.ovpworld.org zoreip-s51-rtl dualFifo vendor.com XilinxML505 Xilinx.ovpworld.org Zynq_PL_Default xilinx.ovpworld.org Zynq_PS xilinx.ovpworld.org xilinx.ovpworld.org xilinx.ovpworld.org xilinx.ovpworld.org	Zynq_PL_NoC	safepower.ovpworld.org
Zynq_PL_NostrumNoC_node safepower.ovpworld.org Zynq_PL_RO safepower.ovpworld.org Zynq_PL_SingleMicroblaze safepower.ovpworld.org Zynq_PL_TTELNoC safepower.ovpworld.org Zynq_PL_TTELNoC_node safepower.ovpworld.org Zynq_PL_TTELNoC_processing_node_public_demonstrator safepower.ovpworld.org Zynq_PL_TTELNoC_public_demonstrator safepower.ovpworld.org Zynq_PL_TTELNoC_sensor_actor_node_public_demonstrator safepower.ovpworld.org Synq_PL_TTELNoC_sensor_actor_node_public_demonstrator safepower.ovpworld.org SSICC sifive.ovpworld.org SSICC sifive.ovpworld.org Sifive.ovpworld.org coreip-sS1-arty sifive.ovpworld.org coreip-sS1-rtl sifive.ovpworld.org dualFifo vendor.com XilinxML505 xilinx.ovpworld.org Zynq_PL_Default xilinx.ovpworld.org Zynq_PS xilinx.ovpworld.org xilinx.ovpworld.org xilinx.ovpworld.org	Zynq_PL_NoC_node	safepower.ovpworld.org
Zynq_PL_RO zynq_PL_SingleMicroblaze zynq_PL_TTELNoC safepower.ovpworld.org zynq_PL_TTELNoC_node zynq_PL_TTELNoC_processing_node_public_demonstrator zynq_PL_TTELNoC_public_demonstrator zynq_PL_TTELNoC_public_demonstrator zynq_PL_TTELNoC_sensor_actor_node_public_demonstrator safepower.ovpworld.org zynq_PL_TTELNoC_sensor_actor_node_public_demonstrator safepower.ovpworld.org sifive.ovpworld.org sifive.ovpworld.org sifive.ovpworld.org sifive.ovpworld.org sifive.ovpworld.org coreip-s51-arty sifive.ovpworld.org sifive.ovpworld.org dualFifo vendor.com XilinxML505 xilinx.ovpworld.org zynq_PL_Default xilinx.ovpworld.org zynq_PS xilinx.ovpworld.org xilinx.ovpworld.org xilinx.ovpworld.org xilinx.ovpworld.org	Zynq_PL_NostrumNoC	safepower.ovpworld.org
Zynq_PL_SingleMicroblaze safepower.ovpworld.org Zynq_PL_TTELNoC safepower.ovpworld.org Zynq_PL_TTELNoC_node safepower.ovpworld.org Zynq_PL_TTELNoC_processing_node_public_demonstrator safepower.ovpworld.org Zynq_PL_TTELNoC_public_demonstrator safepower.ovpworld.org Zynq_PL_TTELNoC_sensor_actor_node_public_demonstrator safepower.ovpworld.org Synq_PL_TTELNoC_sensor_actor_node_public_demonstrator safepower.ovpworld.org SS1CC sifive.ovpworld.org SS1CC sifive.ovpworld.org coreip-sS1-arty sifive.ovpworld.org coreip-sS1-rtl sifive.ovpworld.org dualFifo vendor.com XilinxML505 xilinx.ovpworld.org Zynq xilinx.ovpworld.org Zynq_PL_Default xilinx.ovpworld.org Zynq_PS xilinx.ovpworld.org zznq_PS xilinx.ovpworld.org xilinx.ovpworld.org	Zynq_PL_NostrumNoC_node	safepower.ovpworld.org
Zynq_PL_TTELNoC safepower.ovpworld.org Zynq_PL_TTELNoC_node safepower.ovpworld.org Zynq_PL_TTELNoC_processing_node_public_demonstrator safepower.ovpworld.org Zynq_PL_TTELNoC_public_demonstrator safepower.ovpworld.org Zynq_PL_TTELNoC_sensor_actor_node_public_demonstrator safepower.ovpworld.org Sifve.ovpworld.org Sifve.ovpworld.org Sifve.ovpworld.org coreip-s51-arty sifve.ovpworld.org coreip-s51-rtl sifve.ovpworld.org dualFifo vendor.com XilinxML505 xilinx.ovpworld.org Zynq_PL_Default xilinx.ovpworld.org Zynq_PS xilinx.ovpworld.org xilinx.ovpworld.org xilinx.ovpworld.org xilinx.ovpworld.org xilinx.ovpworld.org xilinx.ovpworld.org xilinx.ovpworld.org	Zynq_PL_RO	safepower.ovpworld.org
Zynq_PL_TTELNoC_node safepower.ovpworld.org Zynq_PL_TTELNoC_processing_node_public_demonstrator safepower.ovpworld.org Zynq_PL_TTELNoC_public_demonstrator safepower.ovpworld.org Zynq_PL_TTELNoC_sensor_actor_node_public_demonstrator safepower.ovpworld.org FU540 sifive.ovpworld.org S51CC sifive.ovpworld.org coreip-s51-arty sifive.ovpworld.org coreip-s51-rtl sifive.ovpworld.org dualFifo vendor.com XilinxML505 xilinx.ovpworld.org Zynq_PL_Default xilinx.ovpworld.org Zynq_PL_Default xilinx.ovpworld.org Zynq_PS xilinx.ovpworld.org zc702 xilinx.ovpworld.org	Zynq_PL_SingleMicroblaze	safepower.ovpworld.org
Zynq_PL_TTELNoC_processing_node_public_demonstrator Zynq_PL_TTELNoC_public_demonstrator Zynq_PL_TTELNoC_sensor_actor_node_public_demonstrator Safepower.ovpworld.org Zynq_PL_TTELNoC_sensor_actor_node_public_demonstrator FU540 Sifive.ovpworld.org S51CC sifive.ovpworld.org coreip-s51-arty sifive.ovpworld.org coreip-s51-rtl dualFifo vendor.com XilinxML505 Xilinx.ovpworld.org Zynq Zynq_PL_Default Xilinx.ovpworld.org	Zynq_PL_TTELNoC	safepower.ovpworld.org
Zynq_PL_TTELNoC_public_demonstrator Zynq_PL_TTELNoC_sensor_actor_node_public_demonstrator FU540 Sifive.ovpworld.org S51CC sifive.ovpworld.org coreip-s51-arty sifive.ovpworld.org coreip-s51-rtl sifive.ovpworld.org dualFifo vendor.com XilinxML505 xilinx.ovpworld.org Zynq_PL_Default xilinx.ovpworld.org zynq_PS xilinx.ovpworld.org xilinx.ovpworld.org xilinx.ovpworld.org	Zynq_PL_TTELNoC_node	safepower.ovpworld.org
Zynq_PL_TTELNoC_sensor_actor_node_public_demonstrator FU540 sifive.ovpworld.org S51CC sifive.ovpworld.org coreip-s51-arty sifive.ovpworld.org coreip-s51-rtl sifive.ovpworld.org dualFifo vendor.com XilinxML505 xilinx.ovpworld.org Zynq zynq_PL_Default xilinx.ovpworld.org zynq_PS xilinx.ovpworld.org xilinx.ovpworld.org xilinx.ovpworld.org xilinx.ovpworld.org	Zynq_PL_TTELNoC_processing_node_public_demonstrator	safepower.ovpworld.org
FU540 sifive.ovpworld.org S51CC sifive.ovpworld.org coreip-s51-arty sifive.ovpworld.org coreip-s51-rtl sifive.ovpworld.org dualFifo vendor.com XilinxML505 xilinx.ovpworld.org Zynq xilinx.ovpworld.org Zynq_PL_Default xilinx.ovpworld.org Zynq_PS xilinx.ovpworld.org zc702 xilinx.ovpworld.org	Zynq_PL_TTELNoC_public_demonstrator	safepower.ovpworld.org
S51CC sifive.ovpworld.org coreip-s51-arty sifive.ovpworld.org coreip-s51-rtl sifive.ovpworld.org dualFifo vendor.com XilinxML505 xilinx.ovpworld.org Zynq xilinx.ovpworld.org Zynq_PL_Default xilinx.ovpworld.org Zynq_PS xilinx.ovpworld.org zc702 xilinx.ovpworld.org	Zynq_PL_TTELNoC_sensor_actor_node_public_demonstrator	safepower.ovpworld.org
coreip-s51-arty sifive.ovpworld.org coreip-s51-rtl sifive.ovpworld.org dualFifo vendor.com XilinxML505 xilinx.ovpworld.org Zynq xilinx.ovpworld.org Zynq_PL_Default xilinx.ovpworld.org Zynq_PS xilinx.ovpworld.org zc702 xilinx.ovpworld.org	FU540	sifive.ovpworld.org
coreip-s51-rtl sifive.ovpworld.org dualFifo vendor.com XilinxML505 xilinx.ovpworld.org Zynq xilinx.ovpworld.org Zynq_PL_Default xilinx.ovpworld.org Zynq_PS xilinx.ovpworld.org zc702 xilinx.ovpworld.org	S51CC	sifive.ovpworld.org
dualFifo vendor.com XilinxML505 xilinx.ovpworld.org Zynq xilinx.ovpworld.org Zynq_PL_Default xilinx.ovpworld.org Zynq_PS xilinx.ovpworld.org zc702 xilinx.ovpworld.org	coreip-s51-arty	sifive.ovpworld.org
XilinxML505 xilinx.ovpworld.org Zynq xilinx.ovpworld.org Zynq_PL_Default xilinx.ovpworld.org Zynq_PS xilinx.ovpworld.org zc702 xilinx.ovpworld.org	coreip-s51-rtl	sifive.ovpworld.org
Zynq xilinx.ovpworld.org Zynq_PL_Default xilinx.ovpworld.org Zynq_PS xilinx.ovpworld.org zc702 xilinx.ovpworld.org	dualFifo	vendor.com
Zynq_PL_Default xilinx.ovpworld.org Zynq_PS xilinx.ovpworld.org zc702 xilinx.ovpworld.org	XilinxML505	xilinx.ovpworld.org
Zynq_PS xilinx.ovpworld.org zc702 xilinx.ovpworld.org	Zynq	xilinx.ovpworld.org
zc702 xilinx.ovpworld.org	Zynq_PL_Default	xilinx.ovpworld.org
	Zynq_PS	xilinx.ovpworld.org
zc706 xilinx.ovpworld.org	zc702	xilinx.ovpworld.org
	zc706	xilinx.ovpworld.org

Table 12. Imperas / OVP Bare Metal Virtual Platforms (22 available)

Name	Vendor
BareMetalNios_IISingle	altera.ovpworld.org
BareMetalArcSingle	arc.ovpworld.org
BareMetalArm7Single	arm.ovpworld.org
BareMetalArmCortexADual	arm.ovpworld.org
BareMetalArmCortexASingle	arm.ovpworld.org
BareMetalArmCortexASingleAngelTrap	arm.ovpworld.org
BareMetalArmCortexMSingle	arm.ovpworld.org

ArmCortexMFreeRTOS	imperas.ovpworld.org
ArmCortexMuCOS-II	imperas.ovpworld.org
BareMetalArmx1Mips32x3	imperas.ovpworld.org
Or1kUclinux	imperas.ovpworld.org
BareMetalM14KSingle	mips.ovpworld.org
BareMetalMips32Dual	mips.ovpworld.org
BareMetalMips32Single	mips.ovpworld.org
BareMetalMips64Single	mips.ovpworld.org
BareMetalMipsDual	mips.ovpworld.org
BareMetalMipsSingle	mips.ovpworld.org
BareMetalOr1kSingle	ovpworld.org
BareMetalM16cSingle	posedgesoft.ovpworld.org
BareMetalPowerPc32Single	power.ovpworld.org
BareMetalV850Single	renesas.ovpworld.org
ghs-multi	renesas.ovpworld.org

#