Reedos So Far

Ethan McDonald & Thomas Ulmer

March 19, 2023

Table of Contents

What We've Done

What You Can or Might Want To Use

What You Could Do

Pre-boot and Linker

Linker script: In kernel.ld

- Organize reedos ELF binary to QEMU expectations.
- Bound symbols to access at runtime.
- Provide alignment where needed.

Linking required to combine Rust code and Assembly.

```
OUTNOT_ARCH( "riscy" )
EITRY(_entry )

REMONY

(ram (wra) : ORIGIN = 0x80000000, LENGTH = 128M )

SECTIONS

(.text : ((:::)

PROVIDEC_global_pointer * .);
.rodata : ((:::)
./* lower goard page included in above */
.stacks : ((:::)
.stacks : ((:
```

Entry into Assembly

The first assembly to be run on boot. In src/asm/entry.S:16

- All harts jump to the same place.
- Set up primary stack and interrupt stack per hart.
- Prevent harts from colliding in memory.
- ▶ Jump to rust.

```
.section .text
.global entry
    # Linker position data relative to gp
.extern global pointer
    la gp, _global_pointer
    # Set up stack per of hart ids according to linker script
    # Add 4k guard page per hart
    csrr al. mhartid
    #sll a1, a1, 1 # Multiple hartid by 2 to get alternating pages
    li a0, 0x3000
    mul al. al. a0
.extern _stacks_end # Linker supplied
    la a2, _stacks_end
    sub sp. a2. a1
    .extern intstacks end
            csrr al. mhartid
            11 a0, 0x4000
            mul al, al, a0
            la a2, _intstacks_end
            sub a2, a2, a1
            csrw mscratch, a2 # Write per hart mscratch pad
            li a0, 0x2000
            sub a2, a2, a0 # Move sp down by scratch pad page + guard page
            csrw sscratch, a2 # Write per hart sscratch pad
    # Jump to _start in src/main.rs
    .extern start
    call _start
```

Start into Rust

Setup for transition to supervisor mode In src/lib.rs:50

Disable paging until

vm::init

- Do setup that requires high privilege.
- ► ID harts in non-protected register.
- Begin firing M-mode timer interrupts.

```
ub extern "C" fn start() {
  let fn main: *const () = main as *const ():
  let mut ms: u64 = read mstatus():
  ms &= !MSTATUS_MPP_MASK;
  ms I= MSTATUS MPP S:
  write_mstatus(status: ms);
  write mepc(addr: fn main):
  write_satp(pt: 0):
  write_medeleg(med: 0xffff);
  write mideleg(mid: 0xfffff);
  let sie: u64 = read_sie() | SIE_SEIE | SIE_STIE | SIE_SSIE;
  write sie(ire: sie):
  write pmpaddr0(addr: 0x3ffffffffffffff u64); // RTFM
  write_pmpcfg0(addr: 0xf); // 1st 8 bits are pmp0cfg
  let hartid: u64 = read_mhartid();
  write tp(id: hartid);
  call_mret();
```



Main

Initialize kernel subsystems on hart 0. In src/lib.rs:97

- Devices
- Exception and Interrupts traps
- Virtual memory subsystem

```
Primary kernel bootstrap function.
let id: u64 = read_tp();
if id == 0 {
     log!(Info, "Initialized the kernel page table...");
loop {}
```

Uart Device

Treat serial port as streaming device at byte granularity. In src/device/uart.rs:31

- Initialize to match QEMU
- Protect with spinlock and hook with print!

```
ptr.add(count: IER).write volatile(val: 0x0):
    ptr.add(count: LCR).write_volatile(val: 1 << 7);
    ptr.add(count: 0).write_volatile(val: 0x03); // LSB (tx side)
    ptr.add(count: 1).write_volatile(val: 0x00); // MST (rx side)
    ptr.add(count: LCR).write volatile(val: 3):
    ptr.add(count: FCR).write volatile(val: 1 << 0 | 3 << 1):
    ptr.add(count: IER).write volatile(val: 1 << 1 | 1 << 0):
    base_address: UART_BASE,
let ptr: *mut u8 = self.base_address as *mut u8;
    ptr.add(count: 0).write volatile(val: c):
let ptr: *mut u8 = self.base address as *mut u8:
    if ptr.add(count: 5).read_volatile() & 1 == 0 {
        Some(ptr.add(count: 0).read volatile())
```

Trap into Assembly

Middleman between rust and interrupting rust. In src/asm/trap.S:72

- Save registers to allow restoration of previous state.
- Make it safe to call rust, even if clobbered registers are in use.

```
.section .text
 This is the machine mode trap vector(not really). It exists
 to get us into the rust handler
   .option norvo
   .align 4
       csrrw sp, mscratch, sp
       save_gp_regs
       .extern m handler
   call m handler
       load gp regs
       csrrw sp, mscratch, sp
 This is the supervisor trap vector, it just exists to get
# us into the rust handler elsewhere
   .option norve
   .align 4
       csrrw sp, sscratch, sp
       save_gp_regs
   call s handler
       load_gp_regs
       csrrw sp. sscratch, sp
```

Trap in Rust

Switch based on mcause or scause In src/trap.rs:32

- Reset timer interrupt to make it regularly scheduled.
- Catch exceptions and halt execution.
- ► TODO: catch page faults.

```
let mcause: u64 = riscv::read_mcause();
match mcause {
        clint::set_mtimecmp(interval: 10_000_000);
            "Uncaught machine mode interupt, mcause: 0x{:x}".
let cause: u64 = riscv::read_scause();
match cause f
```

Virtual Memory Subsystem

Contains most memory abstractions.

- ▶ Page allocation.
- General allocation.
- Virtual memory for kernel and processes.
- Kernel page table maps all of memory with correct permissions.






Allocation

Memory allocation has two forms:

- palloc gives physically contiguous pages.
- vmalloc gives sub-page chunks like malloc.
- ► Global alloc... Sound familiar?



Allocation Example

Allocation on the kernel heap.

In src/vm.rs:143

```
use alloc::collections;
{
    // Simple test. It works!
    let nut one = Box::new(5);
    let a_one: "nut u32 = one.as_nut();
    assert_ed['one, *a_one');

    // Slightly more interesting... it also works! took at COB
    // and watch for the zone headers + chunk headers indicating 'in us'
    // in the collection one works are not be compacted by the collection one were, push _back(535);
    one_vec.push_back(535);
    one_vec.push_front(111);
    let_a_vec: *nut collections::VecDeque<u32> = one_vec.as_nut();
}
```

Memory state while in use.

(gdb)	x/16g	0x800ac00	0	
0x800a	ac000:	0x3	0x100	8
0x800	ac010:	0x5	0x102	0
0x800	ac020:	0x4	0x800	ac048
0x800a	ac030:	0x3	0x2	
0x800a	ac040:	0x101	0 0x22b	
0x800	ac050:	0x6f0	0000000	0xfa0
0x800	ac060:	0×0	0x0	
0x800	ac070:	0×0	0x0	

Memory state after drop.

```
(qdb) x/16q 0x800ac000
0x800ac000:
                   0x0
                            0x8
0x800ac010:
                   0x5
                            0xfe0
0x800ac020:
                            0x800ac048
                   0x4
0x800ac030:
                   0x3
                            0x2
0x800ac040:
                   0 \times 0
                            0x22b
0x800ac050:
                   0x6f00000000
                                      0 \times 0
0x800ac060:
                            0x0
                   0 \times 0
0x800ac070:
                            0x0
                   0x0
```

GlobalAlloc

Implementing the GlobalAlloc trait with reedos memory allocation tools.

In src/vm.rs:20

Useful tools

Within reedos:

- The benefits of General Allocation: →
- log for logging with severity via uart.
- core::assert for unsafe/runtime checking.





Useful tools

Outside of reedos:

- ► GNU toolchain guides.
- Specifically GDB.
- Trust me use GDB.

```
Thread 1.1 hit Hardware watchpoint 2: *reedos::vm::KPGTABLE

Old value = reedos::vm::ptable::PageTable {
    base: 0x8008c000
}
New value = reedos::vm::ptable::PageTable {
    base: 0x80089ee0
}
reedos::lock::mutex::Mutexcreedos::device::uart::Uart>::lockcreedos::device::uart::Uart> (self=0x80089ee0) at src/lock
feutox:r:64

while self lock_state swap 1 Ordering Acquire = 1 ()
(gob) []
```

What you could do / next steps

Project Ideas and Stubs

- UART input and nice wrappers.
- ► File system (+ shell?).
- Device drivers.
- Page Fault handling (+ swap?).
- ▶ I/O device buffers.
- Syscalls.
- Key/Value (alloc?) / Page Cache.

Prototyped outside(?)

- DataSource for whole disk partition.
- L4-style synchronous IPC.
- Condition variables (Async I/O or alloc::task).

Our Short Term

- ► Hello World from userspace.
- Process loading + scheduling.