CPE 431/531

Chapter 6 – Parallel Processors from Client to Cloud

Dr. Rhonda Kay Gaede





6.1 Motivation

- Why multiprocessors?
 - performance
 - power efficiency
 - fault tolerance



6.2 The Difficulty of Creating Parallel Programs

- The difficulty with parallelism is not the <u>hardware</u>, it's the <u>software</u>.
- Why is it difficult to write parallel processing programs that are fast?
 - scheduling
 - load balancing
 - synchronization time
 - communication overhead
 - Amdahl's law



6.2 Speedup Challenge

 Suppose you want to achieve a speedup of 90 times faster with 100 processors. What percentage of the original computation can be sequential?

$$\frac{ET\ affected}{Amount\ of\ improvement} + ET\ unaffected = ET\ after \qquad Speedup = \frac{ET\ before}{ET\ after}$$

$$90 = \frac{ET\ b}{(ET\ b\ -ET\ aff) + ET\ aff/100} \frac{\frac{1}{ET\ b}}{\frac{1}{ET\ b}} \qquad \qquad fract = \frac{ET\ aff}{ET\ b}$$

$$90 = \frac{1}{1-fract+fract/100}$$

$$90 - 90\ fract + 0.9\ fract = 1 \qquad Sequential = 1 - fract = 0.001 = 0.1\%$$

$$89 = 89.1\ fract$$

$$Fract = 0.999$$



6.2 Speedup Challenge – Bigger Problem

Suppose you want to perform two sums: one is a sum of 10 scalar variables and one is a matrix sum of a pair of two-dimensional arrays, size 10 by 10. What speedup do you get with 10 versus 40 processors?

Scalar 10t Matrix 100 r ET before = 110 t

10 processors ET after = 10t + 110t/10 = 20tSpeedup = 110t/20t = 5.5Efficiency = 5.5/10 = 55% 40 processors ET aff = 10t + 100t/40 = 12.5tSpeedup = 110t/12.5t = 8.8Efficiency = 8.8/40 = 22%



6.2 Speedup Challenge – Bigger Problem

 Next, calculate the speed-ups assuming the matrices grow to 20 by 20

```
How many additions? 400t Still doing scalar sum of 10 10 processors

Original Time = 410t

Parallel Time = 10t + 400t/10 = 50t

Speedup = 410t/50t = 8.2

40 processors

Parallel Time = 10t + 400t/40 = 20t

Speedup = 410t/20t = 20.5
```

- Strong scaling measure speedup with fixed problem
- Weak scaling program size grows proportionally to the number of processors



6.2 Speedup Challenge: Balancing Load

• To achieve the speed-up of 20.5 on the previous larger problem with 40 processors, we assumed the load was perfectly balanced (each processor did 2.5 % of the work). Instead, show the impact on speed-up if one processor's load is higher than all the rest. Calculate at 5% and 12.5%.

5% load P5% = 20t 39 processors share 380t Max (20t, 380t/39) + 10t = 30t Speedup = 410t/30t = 13.67

12.5% load P12.5% = 50t 39 processors share 350t Max (50t, 350t/39) + 10t = 60t Speedup = 410t/60t = 6.83



6.3 SISD, MIMD, SIMD, SPMD, and Vector

- SISD is the normal case single instruction, single data.
- MIMD multiple instruction, multiple data is <u>theoretically</u> possible but programmers normally write a <u>single</u> <u>program</u> that runs on all processors relying on <u>conditional</u> statements when <u>different</u> processors should execute <u>different</u> sections of code. This style is single <u>program</u>, multiple data.
- SIMD single instruction, multiple data operate on <u>vectors</u> of data. SIMD needs only <u>one</u> <u>copy</u> of the code that is being simultaneously executed. SIMD works best when dealing with <u>arrays</u> in <u>for</u> loops.
- The <u>array</u> <u>processors</u> that inspired the SIMD category faded into history but two <u>current</u> interpretations of SIMD remain <u>active</u> today.
 - SIMD in x86 Multimedia Extensions
 - <u>Vector</u>



6.3 x86 Multimedia Extensions

- The most <u>widely</u> used variation of SIMD is the basis of the hundreds of MMX and SSE instructions of the x86 processor.
 These instructions were added to improve performance of <u>multimedia</u> programs.
 - The hardware allows flexible ALU operations one 64-bit or two 32bit or four 16-bit or eight 8-bit
 - Loads and stores are simply as wide as the widest ALU.
 - SSE now supports simultaneous execution of a pair of 64-bit floatingpoint numbers



6.3 Vector

- An older and more elegant interpretation of SIMD is called a vector architecture, which has been closely identified with Cray Computers.
- Consider Y = a × X + Y

Original

```
1.d $f0,a($sp)
addiu $t1,$s0,#512

loop: l.d $f2,0($s0)
mul.d $f2,$f2,$f0
    l.d $f4,0($s1)
    add.d $f4,$f4,$f2
    s.d $f4,0($s1)
    addiu $s0,$s1,#8
    addiu $s1,$s1,#8
    subu $t0,$t1,$s0
    bne $t0,$zero,loop
```

Vector

```
1.d $f0, a($sp)
1v $v1,0($s0)
mulvs.d $v2,$v1,$f0
1v $v3,0($s1)
addv.d $v4,$v4,$v3
sv $v4,0($s1)
```




6.3 Comparisons

- Vector versus Scalar
 - A <u>single</u> <u>vector</u> instruction specifies a great deal of work, the instruction <u>fetch</u> and <u>decode</u> bandwidth is greatly reduced.
 - Hardware does not have to check for <u>data</u> <u>hazards</u> <u>within</u> a vector instruction.
 - Vector architectures and compilers have worked well for <u>data-level</u> <u>parallelism</u>.
 - Hardware need only check for <u>data</u> hazards <u>once</u> between two vector <u>instructions</u>, not <u>once</u> for every <u>vector</u> <u>element</u>.
 - Vector instructions that access memory have a <u>known</u> <u>access</u>
 <u>pattern</u>, memory system can be adjusted accordingly.
 - Replacing a <u>loop</u> with a <u>vector</u> <u>instruction</u> reduces <u>control</u> hazards.
- Vector versus Multimedia Extensions
 - Vector specifies the number of operands in <u>registers</u>, not in <u>opcodes</u>.
 - Vector data transfers need <u>not</u> be <u>contiguous</u>.
 - Vector <u>evolves</u> over time more <u>gracefully</u>.



6.3 Improving the Performance of Vector






6.4 Hardware Multithreading

- Hardware multithreading allows <u>multiple</u> threads to <u>share</u> the <u>functional</u> units of a single processor in <u>overlapping</u> fashion.
- The processor must <u>duplicate</u> the independent <u>state</u> of each <u>thread</u>.
- The hardware must support the <u>ability</u> to <u>change</u> to different <u>thread</u> relatively quickly.
- <u>Fine-grained</u> multithreading switches between <u>threads</u> on each <u>instruction</u>, often done round robin.
 - Hides <u>throughput</u> losses by doing useful work during <u>thread</u> <u>stalls</u>.
 - Inserts <u>latency</u> for threads with <u>no</u> <u>stalls</u>.
- <u>Coarse-grained</u> multithreading <u>switches</u> threads only on <u>costly</u> stalls, such as <u>second-level</u> <u>cache</u> misses.
 - It is limited in its ability to overcome <u>throughput</u> losses, especially from <u>shorter</u> stalls. The major problem is pipeline <u>fill</u> <u>time</u>.



6.4 Simultaneous Multithreading

- Simultaneous multithreading uses the resources of a multiple-issue, dynamically scheduled processor to exploit thread-level parallelism at the same time it exploits instruction-level parallelism.
- The key insight is that multipleissue processors often have more <u>functional unit parallelism</u> than a <u>single</u> thread can effectively use.
- Resolution of dependences can be handled by the <u>dynamic</u> <u>scheduling</u> capability.





6.4 Multithreading Speedup





FIGURE 6.6 The speed-up from using multithreading on one core on an i7 processor averages 1.31 for the PARSEC benchmarks (see Section 6.9) and the energy efficiency improvement is 1.07. This data was collected and analyzed by Esmaeilzadeh et. al. [2011].



6.5 Multicore and Other Shared Memory Multiprocessors

- A shared memory multiprocessor (SMP) is one that offers the programmer a <u>single physical address space</u> across all processors
- Processor communicate through <u>shared</u> variables in memory.
- SMPs come in two flavors
 - UMA
 - NUMA
- Processors need to coordinate when sharing data, this process is called <u>synchronization</u>, processors must acquire a <u>lock</u>






6.5 Shared Address Space Parallel Program (1)

Suppose we want to sum 64,000 numbers on an SMP with UMA.
 Let's assume we have 64 processors.

```
sum[Pn] = 0;
for (i = 1000*Pn; i < 1000*(Pn+1); i = i + 1)
  sum[Pn] = sum[Pn] + A[i]; /* sum the assigned areas */</pre>
```

- After execution of this code, there are 64 partial sums
- Need to combine them into single sum
- Do so using a reduction





6.5 Shared Address Space Parallel Program (2)

```
half = 64; /* 64 processors in multiprocessor */
repeat
  synch(); /* wait for partial sum completion */
  if (half%2 != 0 && Pn == 0)
    sum[0] = sum[0] + sum[half-1];
    /* Conditional sum needed when half is odd;
        Processor0 gets missing element */
  half = half/2; /* dividing line on who sums */
  if (Pn < half) sum[Pn] = sum[Pn] + sum[Pn+ half];
until (half == 1); /* exit with final sum in sum[0] */</pre>
```



6.5 A Parallel Programming System

- A limited but popular example is OpenMP
 - OpenMP is an Application Programmer Interface along with a set of compiler directives, environment variables, and runtime library routines.
 - It offers a portable, scalable, and simple programming model for shared memory multiprocessors.
 - Its primary goal is to parallelize loops and to perform reductions.
 - OpenMP extends C using pragmas, commands to the C macro processor



6.5 OpenMP Example

```
Cc -fopenmp foo.c
#define P 64 /* define a constant */
#pragma omp parallel num threads(P)
#pragma omp parallel for
for (Pn = 0; Pn < P; Pn +=1)
  for (1000*Pn; i < 1000*(Pn +1); i +=1)
    sum[Pn] += A[i]; /* sum the assigned areas */
#pragma omp parallel for reduction(+ : FinalSum)
for (i = 0; i < P; i += 1)
 FinalSum += sum[i]; /* Reduce to a single number */
```



6.6 Introduction to Graphics Processing Units

- A major driving force for improving graphics processing was the gaming industry, a different development community than the one for CPUs.
- Key differences between GPUs and CPUs
 - GPUs are accelerators that supplement a CPU, they don't have to do everything.
 - GPU problems sizes are typically hundreds of megabytes to gigabytes, but not hundreds of gigabytes to terabytes.
- Different Architecture Features
 - GPUs do not rely on multilevel caches, they rely on having enough threads to hide memory latency.
 - The GPU main memory is oriented towards bandwidth rather than latency.
 - Each GPU processor is more highly multithreaded than a typical CPU, plus they have more processors.




6.6 Programming GPUs

- Initially programmers only had graphics APIs and languages.
 - They developed C-inspired programming languages
 - NVIDIA Compute Unified Device Architecture (CUDA)
 - OpenCL is a multi-company initiative to develop a portable programming language
 - Unifying theme is CUDA thread
 - Compiler and hardware can gang thousands of CUDA threads together to utilize multithreading, MIMD, SIMD, and instruction-level parallelism
 - Threads are blocked together and executed in groups of 32 at a time
 - A multithreaded processor inside a GPU executes these blocks of threads,
 and a GPU consists of 8 to 32 of these multithreaded processors.




6.6 Block Diagram of SIMD Processor





6.6 GPU Memory Structures






6.6 Putting GPUs into Perspective

| Feature | Multicore with SIMD | GPU |
|---|---------------------|--------------|
| SIMD processors | 4 to 8 | 8 to 16 |
| SIMD lanes/processor | 2 to 4 | 8 to 16 |
| Multithreading hardware support for SIMD threads | 2 to 4 | 16 to 32 |
| Typical ratio of single precision to double- precision performance | 2:1 | 2:1 |
| Largest cache size | 8 MB | 0.75 MB |
| Size of memory address | 64-bit | 64-bit |
| Size of main memory | 8 GB to 256 GB | 4 GB to 6 GB |
| Memory protection at level of page | Yes | Yes |
| Demand paging | Yes | No |
| Integrated scalar processor/SIMD processor | Yes | No |
| Cache coherent | Yes | No |



6.7 Message Passing Multiprocessors

- When an address space is not <u>shared</u>, communication occurs via explicit <u>message</u> <u>passing</u>.
- <u>Communication</u> occurs using <u>send</u> and <u>receive</u> messages.
- Task-level parallelism and applications with little communication do not require shared addressing to run well. Examples include web search, mail servers, and file servers.
- <u>Special</u> <u>purpose</u> interconnection networks have been used, they provide <u>high</u> performance at <u>much higher</u> cost than LANs.
- More <u>common</u> are <u>clusters</u> that are collections of computers connected via <u>standard</u> networks.





6.7 Message Passing Program

```
sum = 0;
for (i = 0; i < 1000; i = i + 1)
    sum = sum + AN[i];
limit = 100; half = 100; /* 100 processors */
repeat
   half = (half+1)/2; /* send vs. receive
                          dividing line */
    if (Pn >= half && Pn < limit)
      send(Pn - half, sum);
    if (Pn < (limit/2))
      sum = sum + receive();
    limit = half; /* upper limit of senders */
 until (half == 1); /* exit with final sum */
```



6.7 Hardware/Software Interface

- Message passing systems are easier for <u>hadran run</u> designers to <u>build</u>.
- For programmers, there are fewer <u>side</u> <u>effects</u>, the communication is explicit, there is no guessing about the <u>cacke</u> <u>coherence</u> performance
- However, it's harder to port a <u>sequential</u> program to a messagepassing computer.
- Modern systems are a <u>hybrid</u>; <u>multicore</u> multiprocessors use <u>shared</u>
 physical memory and <u>nodes</u> of a <u>cluster</u> communicate with each other
 using <u>message</u> <u>passing</u>.
- The weakness of <u>separate</u> memories for user memory from a parallel programming perspective turns into a strength in system <u>dependability</u>.
- Computers can be <u>re placed</u> in a cluster without <u>bringing</u> the system <u>No wn</u>.
- Work can also be more easily <u>rallocated</u> from <u>failing</u> servers.
- Systems can be more easily expanded using dusters.



6.7 Warehouse Scale Computers (WSCs)

- The most popular framework for batch processing in a WSC is MapReduce and the open source version, Hadoop, inspired by <u>Lisp</u> functions of the same name.
- WSCs require innovations in <u>power</u> <u>distribution</u>, <u>cooling</u>, <u>monitoring</u>, and <u>operations</u>, they are a modern descendant of the 1970s supercomputer.
- The 1970s supercomputer provided the <u>few companies</u> that could afford it, high performance computing for <u>scientists</u> and <u>engineers</u>
- Warehouse Scale Computers make it possible for us to have <u>Internet</u> <u>sensations</u> on <u>YouTube</u>.



6.7 Warehouse Scale Computers (WSCs)

- WSCS have three major distinctions
 - Ample, easy parallelism or request-level parallelism
 - Operations Costs Count not just <u>purchase</u> price, energy, power distribution, and cooling represent more than <u>30%</u> of the costs of a WSC over <u>10 years</u>
 - <u>Scale</u> and the Opportunities/Problems Associated with <u>scale</u>
 - 100,000 servers mean volume discounts
 - Time on servers can be <u>sold</u>
 - 100,000 servers mean lots of <u>failures</u> <u>disks</u> and <u>servers</u>
 - Fault tolerance takes on more importance



6.7 Warehouse Scale Computers (WSCs)

- In <u>2012</u>, Amazon Web Services announced the amount of new server capacity it adds <u>every</u> <u>hay</u> is sufficient to support all of Amazon in 2003 when it was a company with <u>6000</u> employees and <u>65.2 billion</u> in annual revenue.
- The growth of cloud computing could be slowed by <u>security</u> concerns,
 <u>privacy</u> concerns, <u>standards</u> and the <u>rate</u> of <u>growth</u> of Internet bandwidth.
- https://www.youtube.com/watch?v=zRwPSFpLX8I
- https://www.youtube.com/watch?v=XZmGGAbHqa0




6.8 Introduction to Multiprocessor Network Topologies

- The popularity of <u>cloud</u> <u>computing</u> leads to a need for <u>interconnection</u> networks between <u>nodes</u> in a warehouse scale computer.
- The increasing number of <u>cores</u> per chips means we need networks <u>inside</u> a chip as well.
- Network costs include the <u>number</u> of <u>switches</u>, the <u>number</u> of <u>links</u> on a switch to connect to the network, the <u>width</u> per <u>link</u>, and <u>length</u> of the link when the network is mapped onto <u>silicon</u>.
- Network performance includes
 - The <u>latency</u> on an <u>unloaded</u> network to send and receive a message
 - The throughput in terms of the <u>Maximum</u> number of messages that can be transmitted in a given time period
 - <u>Delags</u> caused by <u>contention</u> for a portion of the network
 - Variable performance depending on the pattern of communication.
 - Fault tolerance
 - <u>Energy efficiency</u>



6.8 Introduction to Multiprocessor Network Topologies

- Networks are normally drawn as graphs
 - Edge represents link
 - Node represents computers
 - Links are <u>bidirectional</u>
 - Networks consist of <u>switches</u>
- First example is a <u>ring</u>
 - Capable of <u>many</u> <u>simulaneous</u> transfers





6.8 Network Performance Metrics

- Network Bandwidth the bandwidth of <u>each link</u> multiplied by the <u>number</u> of <u>links</u> (<u>best case</u>)
 Ring P times the bandwidth of the link P number of pocessors
 Bus the bandwidth of the bus
- Bisection Bandwidth (<u>worst case</u>) the <u>sum</u> of the bandwidth of the links that <u>cross</u> the <u>divide</u> between the two <u>halves</u> of a machine
 - Ring Two times the link bandwidth
 - Bus the bandwidth of the bas
 - Some network topologies are not <u>symmetric</u>
 - Where do we draw the line?
 - Calculate <u>all possible</u> bisection bandwidths and pick the <u>smallest</u>
 - Parallel programs are often <u>limited</u> by the <u>weakest</u> link in the communication chain
- Diameter Maximum __distance_ between two processors




6.8 Network Topologies

- Each processor in a <u>ring</u> network connects to <u>two</u> other processors
- In a <u>fully connected</u> network, every processor has a link to <u>every other</u> processor
 Network bandwidth <u>Px(P-1)/2</u>

 - Bisection bandwidth $(\frac{1}{2})^2$
 - Diameter _______
 - High <u>performance</u> at high <u>cost</u>
- Many networks have been proposed between these two <u>extremes</u> their success largely depends on the <u>communication</u> parallel programs
- Only a few have been used in <u>commercial</u> parallel processors



6.8 Commercial Parallel Processor Topologies



a. 2-D grid or mesh of 16 nodes

b. n-cube tree of 8 nodes (8 = 2^3 so n = 3)