CPE 431/531

Chapter 6 – Parallel Processors from Client to Cloud

Dr. Rhonda Kay Gaede





6.1 Motivation

• Why multiprocessors?

•				
_	 	 	 	

•

•



6.2 The Difficulty of Creating Parallel Programs

- Why is it difficult to write parallel processing programs that are fast?
 - •
 - •
 - •
 - _____
 - •



6.2 Speedup Challenge

 Suppose you want to achieve a speedup of 90 times faster with 100 processors. What percentage of the original computation can be sequential?



6.2 Speedup Challenge – Bigger Problem

Suppose you want to perform two sums: one is a sum of 10 scalar variables and one is a matrix sum of a pair of two-dimensional arrays, size 10 by 10. What speedup do you get with 10 versus 40 processors?



6.2 Speedup Challenge – Bigger Problem

 Next, calculate the speed-ups assuming the matrices grow to 20 by 20

- Strong scaling
- Weak scaling



6.2 Speedup Challenge: Balancing Load

 To achieve the speed-up of 20.5 on the previous larger problem with 40 processors, we assumed the load was perfectly balanced (each processor did 2.5 % of the work).
 Instead, show the impact on speed-up if one processor's load is higher than all the rest. Calculate at 5% and 12.5%.



6.3 SISD, MIMD, SIMD, SPMD, and Vector

•	SISD is the normal case – single in	struction, single da	ata.
•	MIMD – multiple instruction, mult	ciple data - is	possible
	but programmers normally write a		
	processors relying on	_ statements whe	n
	processors should execute	sections of cod	le. This style is single
	, multiple data.		
•	SIMD – single instruction, multiple	e data – operate or	n of data.
	SIMD needs only of the	code that is being	simultaneously
	executed. SIMD works best when	dealing with	in loops.
•	The that inspire	d the SIMD catego	ory faded into history
	but two interpretations of	of SIMD remain	today.
	•		
	•		



6.3 x86 Multimedia Extensions

- The most _____ used variation of SIMD is the basis of the hundreds of MMX and SSE instructions of the x86 processor.
 These instructions were added to improve performance of _____ programs.
 - The hardware allows flexible ALU operations one 64-bit or two 32bit or for 16-bit or eight 8-bit
 - Loads and stores are simply as wide as the widest ALU.
 - SSE now supports simultaneous execution of a pair of 64-bit floatingpoint numbers



6.3 Vector

- An older and more elegant interpretation of SIMD is called a vector architecture, which has been closely identified with Cray Computers.
- Consider Y = a × X + Y

Original

```
1.d $f0,a($sp)
addiu $t1,$s0,#512

loop: l.d $f2,0($s0)
mul.d $f2,$f2,$f0
    l.d $f4,0($s1)
    add.d $f4,$f4,$f2
    s.d $f4,0($s1)
    addiu $s0,$s1,#8
    addiu $s1,$s1,#8
    subu $t0,$t1,$s0
    bne $t0,$zero,loop
```

Vector

```
1.d $f0, a($sp)
1v $v1,0($s0)
mulvs.d $v2,$v1,$f0
1v $v3,0($s1)
addv.d $v4,$v4,$v3
sv $v4,0($s1)
```




6.3 Comparisons

•	Vector versus Scalar
	 A instruction specifies a great deal of work, the instruction
	and bandwidth is greatly reduced.
	 Hardware does not have to check for a vector
	instruction.
	 Vector architectures and compilers have worked well for
	 Hardware need only check for hazards between two vector, not for every
	 Vector instructions that access memory have a
	memory system can be adjusted accordingly.
	Replacing a with a reduces hazards.
•	Vector versus Multimedia Extensions
	 Vector specifies the number of operands in, not in
	 Vector data transfers need be
	• Vector over time more .



6.3 Improving the Performance of Vector





6.4 Hardware Multithreading

•	Hardware multithreading allows	to	the
	units of a single processor ir		fashion.
•	The processor must the indep	endent	of each
•	The hardware must support the to relatively quickly.	to diffe	erent
•	multithreading switches be, often done round robin.	tween	_ on each
	Hides losses by doing useful v	ork during	•
	 Inserts for threads with 	·	
•	multithreading	_ threads only	on
	stalls, such as miss	es.	
	It is limited in its ability to overcome stalls. The major problem is pinel.		especially from



6.4 Simultaneous Multithreading

•	Simultaneous multithreading uses the resources of a					
•	scheduled processor to exploit parallelism at the same time it exploits parallelism. The key insight is that multiple-	Time	Issue slots - Thread A	Thread B	Thread C	Thread D
	issue processors often have more					
	than a thread can effectively use.	Time	Issue slots - Coarse MT	Fine MT	SMT	
•	of dependences can be handled by the capability.	ļ				



6.4 Multithreading Speedup





FIGURE 6.6 The speed-up from using multithreading on one core on an i7 processor averages 1.31 for the PARSEC benchmarks (see Section 6.9) and the energy efficiency improvement is 1.07. This data was collected and analyzed by Esmaeilzadeh et. al. [2011].



6.5 Multicore and Other Shared Memory Multiprocessors

- A shared memory multiprocessor (SMP) is one that offers the programmer a
 _____ across all processors
- Processor communicate through _____ in memory.
- SMPs come in two flavors
 - •
 - •






6.5 Shared Address Space Parallel Program (1)

Suppose we want to sum 64,000 numbers on an SMP with UMA.
 Let's assume we have 64 processors.

```
sum[Pn] = 0;
for (i = 1000*Pn; i < 1000*(Pn+1); i = i + 1)
  sum[Pn] = sum[Pn] + A[i]; /* sum the assigned areas */</pre>
```

- After execution of this code, there are 64 _____ sums
- Need to _____ them into ____ sum
- Do so using a _____





6.5 Shared Address Space Parallel Program (2)

```
half = 64; /* 64 processors in multiprocessor */
repeat
  synch(); /* wait for partial sum completion */
  if (half%2 != 0 && Pn == 0)
    sum[0] = sum[0] + sum[half-1];
    /* Conditional sum needed when half is odd;
        Processor0 gets missing element */
    half = half/2; /* dividing line on who sums */
    if (Pn < half) sum[Pn] = sum[Pn] + sum[Pn+ half];
until (half == 1); /* exit with final sum in sum[0] */</pre>
```



6.5 A Parallel Programming System

• ,	Α_	but example is
	_	is an
		along with a set of,
		library routines.
	_	It offers a,, and programming model for shared memory multiprocessors.
	_	Its primary goal is to and to perform
	_	extendsusing, commands to the C macro processor



6.5 OpenMP Example

```
Cc -fopenmp foo.c
#define P 64 /* define a constant */
#pragma omp parallel num threads(P)
#pragma omp parallel for
for (Pn = 0; Pn < P; Pn +=1)
  for (1000*Pn; i < 1000*(Pn +1); i +=1)
    sum[Pn] += A[i]; /* sum the assigned areas */
#pragma omp parallel for reduction(+ : FinalSum)
for (i = 0; i < P; i += 1)
 FinalSum += sum[i]; /* Reduce to asingle number */
```



6.6 Introduction to Graphics Processing Units

•	A major driving force for improving graphics processing was the, a different than the one for CPUs.
•	Key differences between GPUs and CPUs
	GPUs are that a CPU, they don't have to do
	 — GPU problems sizes are typically hundreds of to, but not hundreds of to
	Different Architecture Features
	 GPUs do not rely on caches, they rely on having enough to memory latency.
	 The GPU main memory is oriented towards rather than
	 Each GPU processor is more highly than a typical CPU, plus they have



6.6 Programming GPUs

•	Initially programmers had only	
	They developed	languages
	- NVIDIA	(CUDA)
	OpenCL is aprogramming language	_ initiative to develop a
	Unifying theme is	
		_ can gang thousands of CUDA threads ,,, and
	Threads are toget	ther and executed in ofat a time
		cessor inside a GPU executes these blocks of of to of these