CPE 431/531

Chapter 2 – Instructions: Language of the Computer

Dr. Rhonda Kay Gaede





2.1 Introduction

- The words of a computer's language are called <u>instructions</u> and its vocabulary is called an <u>instruction</u> set <u>architecture</u>.
- Instruction sets are more similar than they are different, however there are two camps:
 - RISC MTPS, the
 - · CISC 48000, A




2.2 Basics of MIPS Arithmetic

We need arithmetic

From high level

$$a = b + c + d + e;$$



- Fixing the number of operands keeps the hardware <u>simple</u>.
- Design Principle 1: Simplicity favors regularity

add c,d,e add a,b,c



2.2 Compiling C into MIPS

Compilation is the process of creating MIPS assembly language from a high level language.

Examples:



2 = 1024

2.3 MIPS Basics

- In high level languages, variables live in MCMCM
- <u>Data traveler</u> instructions move variables from memory/registers to registers/memory.
- MIPS has <u>31</u> registers and an address space of <u>1</u>
 memory bytes.
- Design Principle 2: Smaller is faster.

Decoding takes longer when the number of registers increases.

More registers that instruction colfiners mans be larger.

Frelds must be larger.



2.2 Compiling C into MIPS (Registers)

Reconsider

$$f = (g + h) - (i + j);$$

\$50-Save regiskis

The variables f, g, h, i, and j are assigned to registers \$s0, \$s1, \$s2, \$s3, and \$s4, respectively.



2.3 Memory Operands: First Pass


Data transfer instructions

Load register — memory

Store memory — register

Compiling an Assignment When an Operand is in Memory
 The compiler has associated g with \$s1 and h with \$s2 and A is an array of 100 words, base pointer \$s3

$$g = h + A[8];$$



- Hardware/Software Interface
 - A compiler translates, associates variables with registers, allocates memory to data structures.



2.3 Memory Operands: Second Pass

- Bytes/Words
 - 32-bit words consist of 4 8-bit bytes
 - Computers are bigendian or little endian depending on whether the the total is to a significant
 - MIPS is <u>byk</u> addressable
- Compiling Using Load and Store

h is associated with \$s2 and the base address of A is in \$s3

```
A[12] = h + A[8];

|w| $ + \phi, 32($ + 53)

|w| $ + \phi, $ + \phi, $ + 52

|w| $ + \phi, $ + \phi, $ + 53
```

\$10 @ A[8]

- Hardware/Software Interface
 - The compiler keeps frequently used items in registers, spills other variables to memory.



2.3 Constant or Immediate Operands

- More than half of the MIPS arithmetic instructions have a
 <u>Constant</u> as an operand when running the SPEC CPU
 2006 benchmarks.
- With the instructions we've seen so far, constants must be put in <u>memory</u> when the program was loaded and then we would have to load them into a <u>regarder</u> to use.
- The alternative is to add a different kind of instruction.
 addi \$s3, \$s3,4
- Design Principle 3: Make the common case fast.

addi a, b, 4



2.4 Signed and Unsigned Numbers

Unsigned

$$1011_2 = B_1 | 1 \times 2^3 + O \times 2^3 + (\times 2^4 + 1 \times 2^6)$$
Range for n bits: $O = 2^6 - 1$

Signed

Signed
$$1011_2 = -1 \times 3^2 + 0 \times 3^2 + 1 \times 3^2 + 1 \times 3^2 = -5$$

Range for n bits: $-3^{-1} - +3^{-1} - 1$

Finding the 2's complement

0,0001010 1111 0101 + 0000 0001 1111 0110 00101000

Sign Extension

```
0000 0000 0000 1010
00001010
          1111 1111 1011 0111
10110111
```





2.5 R-type Instruction Format

Translating a MIPS assembly instruction into a machine instruction:

```
add $t0, $s1, $s2 (R-type)
```

Op(6) rs(5) rt(5) rd(5) shamt(5) funct(6)

$$D$$
 |7 |8 8 D 32

000000 |000| |0000 0 |000 0 |000

 $D_X 0232 4020$

MIPS Fields

op: opcode

rd: register destination

rs: first register source

rt: second register source/destination register for lw


shamt: shift amount

funct: function code



2.5 I-Type Instruction Format

- One size doesn't fit all. lw and sw have different requirements than add.
- Design Principle 4: Good design demands good compromises.



- For data transfer, address offset is limited to ± 2⁵ byles
 ± 2¹³ word.≤
- Another Translation Example: A[300] = h + A[300];



2.5 Instructions for Making Decisions

Two conditional ones for now:

```
beg register1, register2, L1

if (register1 == register2) then

P(\leftarrow PC+4+LI*4)
else
P(\leftarrow PC+4+LI*4)
```

```
if (i == j) (1) beq $53,$54, Then (1) bne $53,$54, Else f = g + h; (2) sub $50,$51,$52 and $50,$51,$52 else f = g - h; (3) j Exit j Exit j Exit j Exit (4) Exit: next (5) Exit: next
```




2.7 Adding less than or greater than

Less than is useful, i.e., for (i = 0; i < 10; i++)

```
slti $t0, $s1, 10
if ($51 < 10) then
  $60 C-1
else # the $
                             register that always
bne $t0, $zero, offset
slt $t0, $s0, $s1
bne $t0, $zero, offset
     if (当50 c女s1) then
     # + 0 6 1
el 5 e
# + 0 6 0
```



2.7 Compiling a while loop



where is associated with \$s3 and k with \$s5 and the base of array save is \$s6.



2.8 Supporting Procedures in Computer Hardware

- Steps involved in calling a procedure (function)
 - 1) Make <u>parameters</u> available to the <u>raled</u> procedure
 - 2) Transfer <u>control</u> to the procedure
 - 3) Acquire the needed <u>space</u> for the procedure.
 - 4) Perform the desired task
 - 5) Make result available to the calling procedure
 - 6) Transfer <u>control</u> back to <u>calling</u> procedure
- Support comes in registers and instructions

```
- Registers
$a0-$a3- used to pass parameters in
$v0-$v1- used for return values
$ra return address
```

- Instructions

jal, Bra = PC+4, IC = Procedure Address

jr PC = Bra




2.8 Compiling a Leaf Procedure

```
int leaf_example (int g, int h, int i, int j) int k
{
    int f;
    f = (g + h) - (i + j);
    return(f);
}
leaf example:
                         Ssp. $sp.
                         $i1, 8($sp)
                         $t0, 4($sp)
                         <del>$s0, 0($s</del>p)
                add
                         $t0, $a0, $a1
                         $t1, $a2, $a3
                add
                       $$\square$, $t0, $t1
                 sub
                              Şsû, Şzero
                         əsU, U(əsp)
                add
                         $ra
                 jr
```



2.8 Leaf Example Stack



 In the previous example, what happens if we change the procedure to have one more argument? _Spill them to the stack



2.8 Nested Procedures

Calling Procedure

- Pushes its argument registers onto the stack so it can put arguments there for the callee
- Pushes any temporary registers it needs after the call onto the stack
- Pushes \$ra onto the stack

• Called Procedure

Pushes saved registers it plans to use onto the stack



2.8 Nested Procedure Compilation


CPE 431/531

```
int fact (int n)
    if (n < 1) return (1);
    else return (n*fact(n-1));
fact: 🔑 addi
               $sp, $sp, -8
               $t0, $zero, L1 $v0, $zero
        slti
        beg
        addi
        addi
               $sp, $sp, 8
        jr
               $ra
               addi $a0, $a0, -1
               fact
        jal
               $a0, 0($sp)
        lw
               $ra, 4($sp)
        lw
        addi
               $sp, $sp, 8
               $v0, $a0, $v0
        mul
               $ra
        jr
```



2.8 More About the Stack

- Allocating Space for Automatic Variables
 - In addition to storing saved registers, the stack holds local variables that don't fit into registers, e.g., arrays, structs.
 - Saved registers + Local Variables = Procedure Frame






2.8 The Heap

- Space is needed for <u>Static</u> variables and <u>Aynamic</u> data structures
 - Space is reserved and freed on the heap using explicit system.
- Register Usage

| \$zero | 0 |
|-----------|-------|
| \$v0-\$v1 | 2-3 |
| \$a0-\$a3 | 4-7 |
| \$t0-\$t7 | 8-15 |
| \$s0-\$s7 | 16-23 |
| \$t8-\$t9 | 24-25 |
| \$gp | 28 |
| \$sp | 29 |
| \$fp | 30 |
| \$ra | 31 |
| | |





2.10 32-bit Immediate Operands


• 32-Bit Immediate Operands

op is it immedia

- Upper 16 Bits lui
- Lower 16 Bits ori

• Loading 0x003D 0900

oddi





2.10 32-Bit Addresses

 Addresses in Branches and Jumps j 10000

bne \$s0, \$s1, Exit

oprode address

6

PC = address CC 2

- Elaboration: For jumps, we give only 28 bits, from whence springeth the other 4? PC+4
- Branching Far Away

jr \$50 PC = \$5¢

bre #50, 451, L2 j Ul



2.11 Parallelism and Instructions: Synchronization

- Cooperation between tasks usually means some tasks are witten new values that others must read
- In computing, synchronization mechanisms are typically built with user-level software routines that rely on hardware-supplied synchronization instructions
- One hardware primitive will both read from and write to a location in one <u>atomic</u> operation
- The other approach is to have a <u>pair</u> of instructions in which the <u>second</u> instruction <u>returns a value</u> showing whether the pair of instructions was executed as if the pair were atomic
- MIPS has <u>load</u> <u>linked</u>, 11, and <u>store</u> <u>conditional</u>, <u>sc</u>



2.11 Code Sequence for Atomic Exchange

```
; copy locked value
again: addi $t0,$zero,1
             $t1.0($s1)
                              ; load linked
       sc $t0/0($s1) ; store conditional
       beq $t0,$zero,again; branch if store fails
             $s4,$zero,$t1
       add
                              ;put load value in $s4
        # +1 @ Mem [#51+0]
SC Mem [#5/10] & | (#ED)

If Mem [#5/10] hasn't changed


#ED = |

else

#ED & ED
```



2.12 Translating and Starting a Program





2.20 Fallacies and Pitfalls

- Fallacy: More powerful instructions mean higher performance.
- Fallacy: Write in assembly language to obtain the highest performance.
- Fallacy: The importance of commercial binary compatibility means successful instruction sets don't change.
- Pitfall: Forgetting that sequential word addresses in machines with byte addressing do not differ by one.
- Pitfall: Using a pointer to an automatic variable outside its defining procedure.