

Spring Semester 2012

Work should be performed systematically and neatly with the final answer being underlined. This exam is closed book, closed notes, closed neighbor. Allowable items on desk include: exam, data manual, pencils, straight edge, and calculator. All other items must be removed from student's desk. Students have approximately 90 minutes (1 1/3 hours) to complete this exam. Best wishes!

1. [3 points] What is the primary difference between sequential logic and combinational logic?



In combinational logic, the outputs depend only on the current logic values of the set of inputs. In sequential logic, the outputs depend upon both the current values of the inputs and previous input values. Sequential logic has memory and combinational logic does not.

2. [12 points] In general, what are static hazards in a combinational network?

A hazard is an unwanted switching transient that appears on the output of a combinational network. These transients are caused by different delay paths from input to the outputs. Static hazards the output momentarily goes to the incorrect value when an input changes when it should remain constant.

For the network shown below, find any/all static 1-hazards. For any 1-hazard found specify the conditions which will cause the hazard to appear at the output (i.e. specify the logic values of the variables which are constant and the variable which is changing).


SAME PROBLEM AS 1.7 of HW



One Hazard Exists
a changes
b=1, c=1, d=0

8. [10 points] Laboratory inspired problem: Design a logic circuit that will continuously output the last byte of data that is set to it from a PS-2 keyboard when it is configured in the manner that was shown in part 1 of lab #2. The inputs to this circuit are the KEY_CLK and DATA lines which are each one bit wide. The output from this circuit should simply be the last keyboard code byte that was sent from the keyboard -- not the seven segment value that drives the hexadecimal display as in the lab. The following is a brief description of the base PS-2 protocol:


Each byte that is sent from the keyboard utilizes the keyboard clock and data lines, which are labeled, KEY_CLK and DATA, respectively, in the manner shown in the figure. Normal operation is for each key pressed the keyboard will send each byte in the make/break byte sequence across the data line at a data transfer rate of approximately 14285 bits per second. It does this by first forcing the DATA line low to create a start bit and then initiating the keyboard clock sequence by first forcing the KEY_CLK line low for one half clock cycle. Information is then sent from the keyboard, with each bit being valid at the leading edge of each clock pulse. First the start bit is sent, then eight data bits (least significant bit first), then a parity bit, and then a stop bit. After which the DATA and KEY_CLK lines are returned to the inactive state until the next byte is sent. The figure illustrates the waveform that will appear when the keyboard sends out the value 76 hexadecimal (which corresponds to the last byte of the make/break code for the escape key).



Example serial pattern for final make/break code for the Escape Key

NOTE: Either schematic or VHDL implementations are acceptable.

(one schematic representation -- many possible)



9. [15 points] In the following VHDL model fragment (which corresponds to a portion of the architecture section of a VHDL file) A, B, C, and D are all integers that have a value of 0 at time = 10ns. If E changes from '0' to '1' at time 20 ns, specify the times (s) at which each signal will change and the value to which it will change. List these changes in chronological order. List any delta delays as a separate entry.

```

P1: process
begin
    wait on E;
    A <= transport 2 after 5 ns;
    B <= A + 2;
    wait for 0 ns;
    A <= transport A + 5 after 5 ns;
    B <= B + 1;
end process P1;

P2: process(B)
begin
    C <= B after 5 ns;
end process P2;
D <= B after 10 ns;

```

Time	A	B	C	D	E
10 ns	0	0	0	0	0
20 ns	0	0	0	0	1
20 ns + Δ	0	2	0	0	1
20 ns + 2 Δ	0	3	0	0	1
25 ns	5	3	3	0	1
30 ns	5	3	3	3	1

Design assumed to be implemented with discrete gates and Flip-Flops with the following Attributes

Gate Delay Ranges:

NOT = 1ns to 2ns OR2 = 1ns to 4ns


AND2 = 1ns to 2ns OR4 = 1ns to 4ns

AND3 = 1ns to 3ns OR6 = 1ns to 4ns

D_flip_flops Manufacturing Timing Specifications:

 $T_{su} = 5ns$ $T_h = 1 \text{ ns}$
$$T_{co} = 2ns \text{ to } 6ns,$$

where T_{co} = time from rising edge of clock to the change in flip-flop output.




a) What is the maximum clock frequency for proper operation of the network if input X is driven in the appropriate manner by the external circuitry?

$$T_{\min} = T_{\text{su}} + T_{\text{Cmax}} + T_{\text{co(max)}} = 5\text{ns} + 7\text{ns} + 6\text{ns} = 18\text{ns}$$

$$f_{\max} = 1/T_{\min} = 1/18\text{ns} = 55.5\text{Mhz}$$

b) What is the earliest time after the rising clock edge that input X is allowed to change?







11. [9 points] For the Boolean function shown below find the minimum sum of products (SOP) using a four-variable map with map-entered variables. ABCD represents the state of a control circuit. Assume that the circuit can never be in state 0001, 0100, or 1001.

$$Z = ABC'D'H' + B'CD + ABC'D'G + ABCD'F' + ACDF' + BC'DE$$

Same as Problem 1.3 of HW


Using variables ABCD for K map and variables EFG as map-entered variables.



Turn all map-entered variables off
(make them or complements false on map)
 $E=0, F'=0, H'=0, G=0$


$$MS_1 = C'D$$

$$MS_0 = B'D$$




$$E=0, F'=1, H'=0, G=0$$

$$MS_2 = ABC$$



$$E=0, F'=0, H'=1, G=0$$

$$MS_3 = BC'D'$$



$$E=0, F'=0, H'=0, G=1$$

$$MS_4 = BC'D'$$

$$\begin{aligned} Z &= MS_0 + EMS_1 + F'MS_2 + H'MS_3 + GMS_4 \\ &= B'D + EC'D + F'ABC + H'BC'D' + GBC'D' \end{aligned}$$

12. [8 points] For the state table shown below if we are using discrete logic and desire to employ the minimum number of flip/flops to represent our states,

Current State	Next State		Output
	X=0	X=1	
S ₀	S ₁	S ₂	0
S ₁	S ₃	S ₄	1
S ₂	S ₄	S ₅	0
S ₃	S ₆	S ₇	1
S ₄	S ₇	S ₈	0
S ₅	S ₇	S ₈	1
S ₆	S ₉	S ₁₀	0
S ₇	S ₉	S ₁₀	1
S ₈	S ₁₀	--	0
S ₉	S ₁	S ₂	0
S ₁₀	S ₁	S ₂	1

State Assignment Number 1	State Assignment Number 2
Q _A Q _B Q _C Q _D	Q _A Q _B Q _C Q _D
S ₀ = 0 0 0 0	S ₀ = 0 0 1 0
S ₁ = 0 0 0 1	S ₁ = 0 1 1 1
S ₂ = 0 0 1 0	S ₂ = 0 1 1 0
S ₃ = 0 0 1 1	S ₃ = 1 1 1 1
S ₄ = 0 1 0 0	S ₄ = 1 0 1 1
S ₅ = 0 1 0 1	S ₅ = 1 0 0 1
S ₆ = 0 1 1 0	S ₆ = 1 0 1 0
S ₇ = 0 1 1 1	S ₇ = 1 1 1 0
S ₈ = 1 0 0 0	S ₈ = 1 1 0 0
S ₉ = 1 0 0 1	S ₉ = 0 0 0 0
S ₁₀ = 1 0 1 0	S ₁₀ = 0 1 0 0

which state assignment is the most optimal in terms of reducing the complexity of the combinational logic portion of the design?

State Assignment Number 2

Justify your answer using the state assignment heuristics that were discussed in class and a state assignment table. (To receive credit, valid justification must be included.)

NOTE THIS IS THE STATE ASSIGNMENT TABLE FOR MOORE IMPLEMENTATION OF BCD TO EXCESS 3 DESIGN DISCUSSED IN CLASS

Rule (heuristic) priority 1: States that have the same next state should be given adjacent assignments;

- 1.1 (S₀,S₉,S₁₀) -- have same next states for X=0 and X=1
- 1.2 (S₄,S₅) -- have same next states for X=0 and X=1
- 1.3 (S₆,S₇) -- have same next states for X=0 and X=1

Rule (heuristic) priority 2: States which are the next states of the same state should be given adjacent assignments;

- 2.1 (S₁,S₂) -- are next states of S₀,S₉, and S₁₀
- 2.2 (S₃, S₄) -- are next states of S₁
- 2.3 (S₄,S₅) -- are next states of S₂
- 2.4 (S₆,S₇) -- are next states of S₃ and S₄
- 2.5 (S₇,S₈) -- are next states of S₅
- 2.6 (S₉,S₁₀) -- are next states of S₆ and S₇

Rule (heuristic) priority 3: States with the same output for a given input should be given adjacent assignments;

- 3.1 (S₀,S₂,S₄,S₆,S₈,S₉) -- have an output 0 for all values of X
- 3.2 (S₁,S₃,S₅,S₇,S₁₀) -- have an output 1 for all values of X

Q _A Q _B State Assignment 1	
Q _C Q _D	00 01 11 10
00	S ₀ S ₄ S ₈
01	S ₁ S ₅ S ₉
11	S ₃ S ₇
10	S ₂ S ₆ S ₁₀

State Assignment Map

- Rule 1:
- 1.1 Not met
 - 1.2 Met
 - 1.3 Met
- Rule 2:
- 2.1 Not Met
 - 2.2 Not Met
 - 2.3 Met
 - 2.4 Met
 - 2.5 Not Met
 - 2.6 Not Met

Q _A Q _B State Assignment 2	
Q _C Q _D	00 01 11 10
00	S ₉ S ₁₀ S ₈
01	S ₅
11	S ₁ S ₃ S ₄
10	S ₀ S ₂ S ₇ S ₆

State Assignment Map

- Rule 1:
- 1.1 Met*
 - 1.2 Met
 - 1.3 Met
- Rule 2:
- 2.1 Met
 - 2.2 Met
 - 2.3 Met
 - 2.4 Met
 - 2.5 Met
 - 2.6 Met

*As closely as possible -- two of the states are adjacent to the third

Priority Rule 3 groupings are about equally met by both assignments

State assignment 2 is better because it met all of Rule 1 and Rule 2 adjacent groupings!

13. [10 Points] A synchronous sequential circuit has one input and one output. If the input sequence 0101 or 0110 occurs, an output of two successive 1's will occur. The first of these 1's should occur coincident with the last input of the 0101 or 0110 sequence. The circuit should reset when the second 1 output occurs. For example,
input sequence: $X = 0\ 1\ 0\ 0\ 1\ 1\ 1\ 0\ 1\ 0\ 1\ 0\ 1\ 0\ 1\ 1\ 0\ 1\ \dots$
output sequence: $Z = 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 1\ 1\ 0\ 0\ 0\ 0\ 1\ 1\ \dots$
Derive a Mealy state graph with a minimum number of 6 states.

SAME PROBLEM AS 1.11 OF HW

