

4.8.1, 4.8.3, 4.9.2, 4.9.4, 4.9.5, 4.9.6,
4.13.1, 4.13.4, 4.15.1, 4.15.2

HW 4


CPE 431

4.8.1	IF	ID	Ex	Mem	WB
	250ps	350ps	150ps	300ps	200ps
	Alu	beg	lw	sw	
	45%	20%	20%	15%	

□ Pipelined: Each section as slow as the slowest. $\rightarrow 350ps$
 $350ps \cdot 5 \text{ sections} = 1750ps$ per instruction, but the clock time is $350ps$.

□ Non-pipelined: The entire path is one clock cycle: $1250ps$

4.8.3 We would split ID into two $175ps$ stages. The new clock cycle is based off the Mem stage: $300ps \cdot 5 = 1500ps$



□ or $r1, r2, r3$

nop

nop

or $r2, r1, r4$

nop

nop

or $r1, r1, r2$

4.9.4

IF	ID	EX	Mem	Wb
IF	ID	EX	Mem	Wb
IF	ID	EX	Mem	Wb

4.9.4 No forwarding: 7 operations, 250ps, 11 cycles \rightarrow 2750ps
 Forwarding: 3 instructions, 300ps, 7 cycles \rightarrow 2100ps


Speedup: $\left(\frac{11 \cdot 250}{7 \cdot 300} \right) = 1.309 \rightarrow$ 23%

4.9.5 or r1, r2, r3 ① IF ID EX Mem WB
 or r2, r1, r4 ② IF ID EX Mem WB
 or r1, r1, r2 ~~IF ID EX M W~~
 IF ID E M W
 ③ IF ID E M W
 or r1, r2, r3
 or r2, r1, r4
 nop
 nop
 or r1, r1, r2

4.9.6 ALU-ALU \rightarrow 9 cycles @ 290ps \rightarrow 2610ps

Speedup: $\left(\frac{9 \cdot 290}{11 \cdot 250} \right) = 0.95 \rightarrow$ 5%

add (5), r2, r1 ① IF ID Ex Mem
lw (13) 4(r5) ~~IF ID EX~~
lw r2, 0(r2) ~~IF ID~~
or (r3) r5, (r3) ② IF
sw (r3) 0(r5) ③



9 add
nop
hop
lw
lw
nop
or
nop
nop
sw

1	2	3	4	5	
IF	ID	Ex	M	W	
	IF	ID	Ex	M	W
		IF	ID	Ex	
		IF	ID	Ex	
			IF	ID	Ex

□ Cycle 3: Forward signal
Cycle 5: Hazard signal

4.15.1

Req $\rightarrow 25\%$ Always taken $\rightarrow 45\%$
Bad choice 55% of 25% $\rightarrow 13.75\%$

$$0.1375 \cdot 3 = 0.4125 \text{ increase in CPI}$$

4.15.2

$$0.25 \cdot 0.45 \cdot 3 = 0.3375 \text{ increase in CPI}$$

Req Not taken