# 1. CPE 325: Laboratory Assignment #7 MSP430 Timers: Watchdog Timer, Timer A & B

**Objectives:** This tutorial will introduce the watchdog timer (WDT) and the MSP430's TimerB module. You will learn the following topics:

- Watchdog timer and interrupt service routines
- Configuration of the peripheral device TimerB
- Utilization of the TimerB operating modes in solving real-world problems
- Working with the TI experimenter's board

Note: All previous tutorials are required for successful completion of this lab. Especially, the tutorials introducing the TI experimenter's board and the IAR software development environment.

# 1.1. Watchdog Timer: Blinking a LED Using Interval Mode Interrupt Service Routine

Embedded computer systems usually have at least one timer peripheral device. You can think of timers as simple digital counters that in active mode increment or decrement their value at a specified clock frequency. Before using a timer in our application we need to initialize it by setting its control registers. During initialization we need to specify timer's operating mode (whether they increment or decrement their value on each clock, pause, etc.), the clock frequency, and whether it will raise an interrupt request once the counter reaches zero (or a predetermined value set by software). Timers may have comparison logic to compare the timer value against a specific value set by software. When the values match, the timer may take certain actions, e.g., rollover back to zero, toggle its output signal, to name just a few possibilities. This might be used, for example to generate pulse width modulated waveforms used to control the speed of motors (for example). Similarly, timers can be configured to capture the current value of the counter when a certain event occurs (e.g., the input signal changes from logic zero to logic one). Or timers can be used to trigger execution of the corresponding interrupt service routine. The MSP430 family supports several types of timer peripheral devices, namely Watchdog Timer, Basic Timer 1, Real Time Clock, Timer A, and Timer B. Here we will learn more about the watchdog timer and how it can be used to periodically blink a LED.

The primary function of the watchdog-timer module (WDT) is to perform a controlled-system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can work as an interval timer, to generate an interrupt after the selected time interval. Figure illustrates a block diagram of the watchdog timer peripheral. It features a 16-bit control register WDTCTL, and a 16-bit counter WDTCNT. The watchdog timer counter (WDTCNT) is a 16-bit up-counter that is not directly accessible by software. The WDTCNT is controlled and time intervals selected

through the watchdog timer control register WDTCTL. The WDTCNT can be sourced from ACLK or SMCLK. The clock source is selected with the WDTSSEL bit.

Setting the WDTTMSEL bit to 1 selects the interval timer mode. This mode can be used to provide periodic interrupts. In interval timer mode, the WDTIFG flag is set at the expiration of the selected time interval. A PUC is not generated in interval timer mode at expiration of the selected timer interval and the WDTIFG enable bit WDTIE remains unchanged.

When the WDTIE bit and the GIE bit are set, the WDTIFG flag requests an interrupt. The WDTIFG interrupt flag is automatically reset when its interrupt request is serviced, or may be reset by software. The interrupt vector address in interval timer mode is different from that in watchdog mode. Our goal is to configure the watchdog timer in the interval timer mode and use its interrupt service routine for blinking the LED. Let us assume that we want to have the LED on for 1 sec and off for 1 second (the period is 2 seconds of 0.5 Hz).




Figure 1. Block diagram of the watchdog timer.

Let us first consider how to specify time interval for the watchdog timer. If we select the ACLK clock for the clock source (SSEL = 0: WDTCNT is clocked by SMCLK; SSEL = 1: WDTCNT is clocked by ACLK), the timer clock is 1 MHz).

Figure 2 shows a program that toggles a LED in the watchdog timer interrupt service routine every 1 sec. To generate an interrupt request every second, we can configure the WDT as follows: select the ACLK as the clock source, ACLK=32,768 Hz, and select the tap to be 2^15; the WDT interval time will be exactly 1 second. The WDT control word will look like this (WDTMSEL selects interval mode, WDTSSEL selects ACLK, and WTTCNTCL clears the WDTCNT). Analyze the header file msp430xG46x.h to locate pre-defined command words for the control register (e.g., WDT ADLY 1000, WDT ADLY 250, ...).

```
// Description: Toggle LED1 on P2.2 using software timed by the WDT ISR.
3 // In this example the WDT is configured in interval timer mode,
4 // and it is clocked with fACLK, where fACLK = 32,768 Hz.
5 // The WDT ISR toggles the LED.
6 //
7 //
8 //
                 MSP430xG461x
XIN|-
           / | \ | XIN|-
| | 32kHz
---|RST XOUT|-
| | |
| | |
| | P2.2|--> LED1
10 //
           11 //
12 //
13 //
14 //
15 //
16 //
              - 1
17 //
              18 //
                                19 //
20 // @A. Milenkovic, milenkovic@computer.org
21 // Max Avual, ma0004@uah.edu
23 #include <msp430xG46x.h>
24
25
26 void main (void)
27 {
28
29 WDTCTL = WDT_ADLY_1000;  // 1 s interval timer
30 P2DIR |= BIT2;  // Set P2.2 to output direction
31 IE1 |= WDTIE;  // Enable WDT interrupt
32 _BIS_SR(LPM0_bits + GIE);  // Enter LPM0 w/ interrupt
33 }
34
35 // Watchdog Timer interrupt service routine
36 #pragma vector=WDT VECTOR
37 interrupt void watchdog timer(void)
```

Figure 2. Toggling a LED using WDT\_ISR (WDT is sourced by ACLK=32,768 Hz).

Figure 3 shows the program that also toggles the LED1 every second in the WDT ISR. However, the watchdog timer uses the SMCLK as the clock source and the maximum tap of 32,768 (2^15). The WDT generates an interrupt request every 32ms. To toggle the LED1 every second we need to use a static local variable that is incremented every time we enter the ISR. When we collect 32 periods of 32 ms we have approximately 1 second of elapsed time, and we toggle the LED1. Analyze the header file msp430xG46x.h to locate pre-defined command word WDT\_MDLY\_32. What bits of the control register are set with WDT\_MDLY\_32?

```
1 //*************************
2 // Description: Toggle LED1 on P2.2 using software timed by the WDT ISR.
3 // In this example the WDT configured as simple interval timer,
4 // and it is clocked with fSMCLK, where fSMCLK = 1 MHz.
5 // Time interval is defined as 32,768*1/fACLK = 32,768 us = 32ms;
6 // The WDT ISR counts by (31.25*32ms = 1s).
  //
8 //
                MSP430xG461x
9 //
              ______
10 //
        /|\ |
                        XIN|-
         | | 32kHz
|---|RST XOUT|-
         1 1
11 //
12 //
           13 //
                         1
                      P2.2|--> LED1
14 //
            15 //
            16 //
            1
                        1
17 //
            18 //
                           19 //
20 // @A. Milenkovic, milenkovic@computer.org
21 // Max Avula, ma0004@uah.edu
23 #include <msp430xG46x.h>
24
25 void main (void)
26 {
                         // 32ms interval (default)
27 WDTCTL = WDT_MDLY_32;
28 P2DIR |= BIT2;
                                // Set P2.2 to output direction
   IE1 |= WDTIE;
                                 // Enable WDT interrupt
29
3.0
    _BIS_SR(LPM0_bits + GIE); // Enter LPM0 w/ interrupt
32 }
33
34 // Watchdog Timer interrupt service routine
35 #pragma vector=WDT VECTOR
36 interrupt void watchdog timer(void)
37 {
38 static int i = 0;
```

Figure 3. Toggling the LED1 using WDT ISR (WDT is sourced by SMCLK=1 MHz).

Figure 4 shows the program that also toggles the LED1 every second. The WDT is still configured in the interval mode and sets the WDTIFG every 1s. The program however does not use the interrupt service routine (the interrupt from WDT remains disabled). Instead, the main program polls repeatedly the status of the WDTIFG. If it is set, the LED2 is toggled and the WDTIFG is cleared. Otherwise, the program does nothing and checks the WDTIFG status again. The program spends majority of time waiting for the flag to be set and this approach is known as software polling. It is inferior to using interrupt service routines, but sometimes can be used to interface various peripherals.

```
2 // Description: Toggle LED1 on P2.2 using software polling.
3 // In this example the WDT is configured in interval timer mode,
4 // and it is clocked with fACLK, where fACLK = 32,768 Hz.
5 //
6 //
       7 //
              MSP430xG461x
8 //
9 //
                     XIN|-
        10 //
                     | 32kHz
11 //
12 //
          I
13 //
           1
           P2.2|--> LED1
14 //
15 //
16 //
           1
                     1
17 //
           18 //
                        19 //
20 // @A. Milenkovic, milenkovic@computer.org
21 //************************
22 #include <msp430xG46x.h>
23
24 void main (void)
25 {
26 WDTCTL = WDT_ADLY_1000; // 1 s interval timer
  P2DIR |= BIT2;
27
                           // Set P2.2 to output direction
28 // use software polling
29 for (;;) {
   if ((IFG1 & WDTIFG) == 1) {
30
31
        P2OUT ^= BIT2;
        IFG1 &= ~WDTIFG; // clear bit WDTIFG in IFG1
33 }
```

```
34 }
35 }
```

Figure 4. Toggling the LED1 using WDT and software polling on WDTIFG.

### 1.2. Timers (A and B)

MSP430 family supports several types of timer peripheral devices, namely Watchdog Timer, Basic Timer 1, Real Time Clock, Timer A, and Timer B. In this tutorial we will be studying Timer A.

Among the several ways to perform periodic tasks, one is to have a software delay. Using software delay keeps the processor running while it is not needed, which means waste of energy. Further, counting clock cycles and instructions is quite cumbersome. MSP430s have peripheral devices, Timers, that can raise interrupt request regularly. It is possible to use this timer to perform periodic tasks. Since the timer can use a different clock signal than the processor, it is possible either to turn off the processor or to work on other computations while the timer is counting. This saves energy and reduces code complexity. Note that a MSP430 can have multiple timers and each timer can be utilized independently from the other timers. Further, each timer has several modes of counting.

Students should notice that keeping time is not the only use of timers; but in this laboratory, we will be using Timer B to blink a LED at regular interval of time.

### 1.2.1. Toggle a LED using Timer B

Let us first consider an example where we utilize a Timer B device to toggle LED2 on the TI experimenter's board (connected to P2.1). LED2 should be periodically turned on for 0.065 seconds and then turned off for 0.065 seconds (one period is ~0.13 seconds, or toggling rate is ~7.6 Hz). We have learned how to do the toggling using software delay or using the watchdog timer. Now, we would like to utilize the MSP430's TimerB peripheral device. Note: to learn more about TimerB, read the user manual for the device and class notes.

Figure 5 shows a program that toggles the LED2 as specified. From the device schematic, we can see that the port 2.1 is multiplexed with TB0 special function, which is the output from the capture and compare block 0 (TB0CC0).

The capture and compare block 0 can be configured to set/reset or toggle the output signal TBO when the value in the running counter reaches the value in the capture and control register TBCCR0. Thus, when a value in the Timer B counter is equal to the value in TBCCR0, we can configure the TimerB to toggle its output automatically TBO (EQUO control signal will be activated). The default value in TBCCR0 is 0, thus, the output will be toggled every time the counter rolls over to 0x0000. To use TBO as an output on P2.1, we need to configure the port 2 selection register P2SEL, pin 1 to its special I/O function, instead of its common digital I/O function (P2SEL |= BIT1;). This way we ensure that the P2.0 mirrors the behavior of the TBO signal.

The next step is to configure clock sources. The MSP430 clocks MCLK, SMCLK, and ACLK are default (MCLK = SMCLK  $^{\sim}$  1M Hz, ACLK = 32 KHz). TimerB is configured to use the SMCLK as its clock input and to operate in the continuous mode. The Timer\_A's counter will count from 0x0000 to 0xFFFF. When the counter value reaches 0x0000, the EQU0 will be asserted indicating that the counter has the same value as the TACCR0 (here it is not set because by default it is cleared). We can select the output mode 4 (toggle) that will toggle the output every time EQU0 is asserted. This way we can determine the time period when the TB0 is reset and set. The TB0 will be set for 65,536\*1 $\mu$ s = 0.065 seconds and will be reset for 65,536\*1 $\mu$ s = 0.065 seconds. Please note that we do not need to use an interrupt service routine to toggle the LED2 in this case. The TimerB will toggle the LED2 independently, and we can go into a low power mode and remain there for the rest of the application lifetime.

```
1 //**************************
  // MSP430xG46x Demo - Timer B, Toggle P2.1/TB0, Continuous mode, DCO SMCLK
3 //
4 // Description: Toggle P2.1 using hardware TBO output.
   // Timer B is configured for continuous mode. In this mode,
6 // the timer TB counts from 0 up to 0xFFFF (default 2^15).
7 // So the counter period is 65536*1us = 65ms.
  // The TBO output signal is configured to toggle every time
9 // the counter reaches the maximum value, which corresponds to 65ms.
10 // TBO is multiplexed with the P2.1,
11 // and LED2 is luckily connected to this output.
12 // Thus the output frequency on P2.1 will be f = SMCLK/(2*65536) \sim 7.63 Hz.
13 // Please note that once configured, the Timer B toggles the LED2
14 // automatically (the CPU is in sleep mode).
15 // SMCLK = MCLK = TBCLK = default DCO \sim1048kHz, ACLK = 32,768 Hz
16 //
17 //
                   MSP430xG461x
17 // MSP430xG461x
18 // -------
19 // /|\ | XIN
                            XIN|-
           1 1
20 //
                            | 32kHz
21 //
            ---|RST XOUT|-
            1
                             1
                        1
23 //
              1
24 //
               | P2.1/TB0|--> 65536/SMCLK
25 //
26 // @ A. Milenkovic, milenkovic@computer.org
27 // March 2012
30 #include <msp430xG46x.h>
31
32 void main (void)
33 {
   WDTCTL = WDTPW +WDTHOLD; // Stop WDT
34
35 P2DIR |= BIT1; // P2.1 output
36 P2SEL |= BIT1; // P2.1 special function (TB0 output)
37 TB0CCTL0 = OUTMOD_4; // TB0 output is in toggle mode
38 TBOCTL = TBSSEL 2 + MC 2; // SMCLK is clock source, Continuous mode
```

```
39   _BIS_SR(LPM0_bits + GIE); //Enter Low Power Mode 0
40 }
```

Figure 5. C program for toggling the LED2 using TimerB (CONTINOUS mode, SMCLK).

Try to modify the code from Figure 5 by selecting a different source clock for TimerB. What happens if we use the following command: TBOCTL = TBSSEL\_1 + MC\_2? What is the period of toggling the LED2? Explain your answer. Try using divider for the clock source.

The given example may not be suitable if you want to control the period of toggling since the counter in the continuous mode always counts from 0x0000 to 0xFFFF. This problem can be solved by opting for the UP counter mode. The counter will count from 0x000 up to the value specified in the TBCCR0. This way we can control the time period. Let us consider an example where we want the LED2 to be 1 second on and 1 second off (toggling rate is 0.5 Hz). Figure6 shows the C code for this example. Note the changes. How do we specify UP mode? How do we select the ACLK clock as the TimerB source clock? What output mode do we use? Is it better to use ACLK instead of SMCLK in this example? Explain your answers.

```
2 // MSP430xG46x Demo - Timer B, Toggle P2.1/TB0, UP mode, ACLK
3 //
  // Description: Toggle P2.1 using hardware TBO output.
5 // Timer B is configured in UP mode. In this mode,
6 // the timer TB counts from 0 up to value stored in TBOCCRO.
  // So the counter period is CCRO*1us.
9 // the counter reaches the TBOCCRO.
10 // TBO is multiplexed with the P2.1,
11 // and LED2 is connected to this output.
12 // Please note that once configured, the Timer B toggles the LED2
13 // automatically (the CPU is in sleep mode).
14 // SMCLK = MCLK = TBCLK = default DCO ~1048kHz, ACLK = 32,768 Hz
15 //
16 //
               MSP430xG461x
16 // MSP430xG461x
17 // ------
18 // /|\ | XIN
                        XIN | -
19 //
          1 1
                        | 32kHz
20 // 21 //
          l
I
                         1
                      1
22 //
23 //
            | P2.1/TB0|--> 32768/ACLK
24 //
25 // @ A. Milenkovic, milenkovic@computer.org
26 // March 2012
27 //*********************
28 #include <msp430xG46x.h>
29
30
31 void main (void)
32 {
33
  WDTCTL = WDTPW +WDTHOLD; // Stop WDT
34 P2DIR |= BIT1; // P2.1 output
```

Figure 6. C program for toggling the LED2 using TimerB (UP mode, ACLK).

#### 1.2.2. Additional Timer B functionality

As already seen, Timer B is quite powerful due to the selectable clocks, automated outputs, and adjustable maximum count value. The Timer B peripheral has additional features which greatly expand its functionality and versatility. These features include:

- Multiple capture/compare modules
- Multiple output control modes
- Ability to call multiple interrupts at different count values
- Ability to select from multiple counting modes

Often times, it will be necessary to perform multiple tasks with a single timer peripheral. Fortunately, the Timer B system has multiple channels that can be set up to perform their tasks at designated count values. The MSP430FG4618 has 7 of these channels (the 0 channel, which is basically the master channel, and 6 additional channels). Each channel normally has a shared output pin similar to what we saw with the TB0 pin in the examples above. In figure 7 below, note that LED1 is on the TB1 output. This means that capture/compare channel 1 can control it automatically just as we saw LED2 being controlled earlier.




Figure 7. LED1 on TB1 and LED2 on TB0

If you further examine the MSP430 experimenter board schematic, you can find where the other 6 channel output pins are located. In order to use channels 1-6, channel 0 must still be set up. Channels 1-6 are set up the same as channel 0, all of them having their own configuration register and their own count value register. Each channel can be configured to use its output pin, but they can also be used to call interrupt service routines. An interrupt vector is dedicated to channel 0, but channels 1-6 can be configured to call a separate ISR.

It's important to think about how the counting methods affect the interrupt calls from the different capture/compare channels. The user's guide contains definitive information about the Timer B including examples that demonstrate how the various functions work. In general though, the counting modes work as follows:

- Counting mode 0 Stop mode The timer is inactive
- Counting mode 1 Up mode The timer counts up to the value for channel 0. An
  interrupt for each channel set up is called at the corresponding count value on the way
  up. At the maximum value an interrupt for channel 0 is called, and at the next timer
  count a general interrupt is generated. Remember that these interrupts may correspond
  to output pin control or interrupt service routine vectoring depending on the channel
  configuration.
- Counting mode 2 Continuous mode The timer counts up to its maximum value (65535 for 16 bit mode). Along the way, corresponding interrupts are called at each channel's count value register. At 0 a general Timer B interrupt is set.
- Counting mode 3 Up/Down mode The timer counts up to the value in the channel 0 register, and then it counts back down to 0 again. The channel interrupts are called when the value is reach on the up count and the down count. The general Timer B interrupt is called when 0 is reached.

In Figure 8 below, channels 0 and 1 are used to call two separate ISRs. Since the timer is in up/down mode, the channel 0 ISR is only called once per counting cycle (on the max value set by the CCR0 register) while the channel 1 ISR is called twice per counting cycle if its CCR1 value is less than CCR0. It is called on the up count and the down count. This mode is especially useful when creating PWM signals since the count register value determines the duty cycle of the output signal.

```
****************
// Lab 7 demo code 6 - LED toggling using Timer B, and capture/compare
modules
// with interrupts
// Description - This code sets up TB CC channel 0 and 1. The timer is put
//
    in UP/DOWN mode with ACLK source. TBO interrupt is called at value
10000
    and TB1 is called at value 1000. This simulates a PWM control -
//
//
    adjusting the TB1 and TB0 CCR register values adjusts the duty cycle
    of the PWM signal. Thus when 1000 is reached, TB1 interrupt is called,
   and when 10000 is reached, TBO interrupt is called, then the count is
   reversed.
//*********************
#include <msp430xG46x.h>
void main(void)
 // Set TB0 (and maximum) count value
// mp1
 TB0CCTL1 = CCIE;
                       // TB1 count triggers interrupt
```

Figure 8. Code using multiple Timer B CC channels and ISRs to toggle LEDs (Lab7\_6d.c)

#### 1.3. References

Getting started with the timers can be confusing at first. It is important to understand their functions and different operating modes. The following texts can help you understand the timer operation better:

- Chapter 8 in the Davies Text (page 275 368)
  - Watchdog Timer page 276 281
  - o Timer A page 287 300
  - o Timer B page 353 356
- The user's guide
  - Watchdog Timer Chapter 12 (page 415 424)
  - Timer A Chapter 15 (page 449 472)
  - Timer B Chapter 16 (page 473 498)

## 1.4. Assignment

Write a C program that plays songs through the piezo buzzer output after switches are pressed. To play the notes, the program should use the TimerB peripheral without the TimerB ISR (note how the piezo buzzer is connected to the MSP430FG4618 on the hardware schematic). To keep the beat of the song, you should use the WDT ISR (as in, the WDT ISR should change the note played by the buzzer).

After each switch (both SW1 and SW2) is pressed, a pattern of at least 4 different tones should be played by the piezo buzzer. Each switch should play a different pattern. The pattern that is played is up to you, but each tone should sound for 0.25s, controlled by the WDT ISR. After the pattern is played, the buzzer should be off.