Chris Bero 4.8.1, 4.8.3, 4.9.2, 4.9.4, 4.9.5, 4.9.6, 4.13.1, 4.13.4, 4.15,1, 4.15.2 CPE 431 HW 4 4.8.1 IF ID Ex Mem WB 250ps 350ps 350ps 200ps Alu beg Iw 5W 45% 20% 15% Pipelined: Each section as Slow as the Slowest. > 350ps 350ps. 5 sections = 1750ps per instruction, but the clock time is 350ps. Non-pipelined: The entire path is one clock cycle: 1250ps We would spit ID into two 175ps stages. The new 4.8.3 Clock cycle is based off the Mem Stage: 300ps: 5=1500ps (2, ,3 (1) IF ID EX MEM WB 4.9.2 O IF ID EX MEM WB 3 IF ID or 1, 12, 13 4,9,4 IF ID EX, Mong Wb nop IF ID EX Non Wb

IF ID EX Mem W6 nop or 12, 11, 14 nop nop or "1" "1" L5

4.9.6 ALU-ALU = 9 cycles @ 290ps = 
$$2610ps$$
]

Speedup:  $(9.290) = 0.95 = 5\%$ 

4.13.1	add nop hop nop nop Svu		12, 4(C) 0 ( C) 0 ( C) 0 ( C)	5) 2)			Ex ID IF 2	Men EX FP 0	Ex	W M Ex ID 75 9	M Ex 10 Ir	M Ex FO	W E <sub>x</sub>	W IF 1	
4,13.4	IF	2 ED IF	3 Ex ID IP	M Ex ID TF	5 W M Ex	W		IJ (	Cycle	3:	Foryva	d Si	gnal		

4,15,1

Beg 7 25% Always take. 7 45% Bad choice 56% of 25% -> 13.75%

0.1375.3 = 0.4125 increase in CPT

4,15.2

0.25 · 0.45 · 3 = 0.3375 increase in CPI Deq Nottaken