#### **CPE 431/531**

# **Chapter 5 – Large and Fast: Exploiting Memory Hierarchy**

# **Dr. Rhonda Kay Gaede**






#### 5.1 Introduction


•	Programmers always want	amounts of
	memory. Caches give that	
•	Principle of Locality	
	<ul> <li>Temporal Locality -</li> </ul>	
	<ul><li>Spatial Locality -</li></ul>	<del></del>
•	Build a memory	



#### 5.1 Cache Terminology

- Data is copied between only \_\_\_\_ levels at a time.
- The minimum data unit is a \_\_\_\_\_\_.
- If the data appears in the upper level, this situation is called a \_\_\_\_. The data not appearing in the upper level is called a \_\_\_\_.







#### 5.1 More Terminology

The \_\_\_\_\_\_ is the fraction of memory accesses found in the upper level.
The \_\_\_\_\_ is the fraction of memory accesses not found in the upper level.
The \_\_\_\_\_ is the time to access the upper level of the memory hierarchy.
The \_\_\_\_ is the time to replace a block in the upper level with the corresponding block from the lower level, plus the time to deliver this block to the processor.




## 5.2 Memory Technologies

- \_\_\_\_\_ RAM (\_\_\_\_)
  - 0.5ns 2.5ns, \$2000 \$5000 per GB
- \_\_\_\_\_RAM (\_\_\_\_\_)
  - 50ns 70ns, \$20 \$75 per GB
- \_\_\_\_\_ disk
  - 5ms 20ms, \$0.20 \$2 per GB
- Ideal memory
  - Access time of \_\_\_\_\_
  - Capacity and cost/GB of \_\_\_\_\_



#### 5.2 DRAM Technology

- Data stored as a \_\_\_\_\_ in a \_\_\_\_
  - Single \_\_\_\_\_ used to access the \_\_\_\_\_
  - Must periodically be \_\_\_\_\_
    - \_\_\_\_\_ contents and \_\_\_\_\_ back
    - Performed on a DRAM " "






## 5.2 Advanced DRAM Organization

•	Bits in a DRAM are or	rganized as a	
	<ul> <li>DRAM accesses ar</li> </ul>	)	
	– mode: su	ipply	words
	from a with _		
•	data rate (D	DR) DRAM	
	<ul><li>Transfer on</li></ul>	and	clock edges
•	data rate (QD	R) DRAM	
	<ul> <li>Separate DDR</li> </ul>	and	



#### 5.2 DRAM Generations

Year	Capacity	\$/GB
1980	64Kbit	\$1500000
1983	256Kbit	\$500000
1985	1Mbit	\$200000
1989	4Mbit	\$50000
1992	16Mbit	\$15000
1996	64Mbit	\$10000
1998	128Mbit	\$4000
2000	256Mbit	\$1000
2004	512Mbit	\$250
2007	1Gbit	\$50





#### 5.2 DRAM Performance Factors

	– Allows wor	ds to be read and ref	reshed in
•			
	<ul><li>Allows for</li><li>needing to send</li></ul>	accesses in bur	sts without
	– Improves	_	
•	– Allows	access to	DRAMs
	– Improves		



#### 5.2 Flash Storage


• \_\_\_\_\_ semiconductor storage

— \_\_\_\_× — \_\_\_\_\_× faster than \_\_\_\_\_

– \_\_\_\_\_, \_\_\_\_ power, more \_\_\_\_\_

But more \$/GB (between \_\_\_\_\_ and \_\_\_\_\_)







# 5.2 Flash Types


•	flash: bit cell like a _	gate	
	<ul><li>read/write acce.</li></ul>	SS	
	<ul><li>Used for me</li></ul>	mory in	systems
•	flash: bit cell like a	gate	
	– (bits/area), but _		_ access
	– per GB		
	<ul><li>Used for,</li></ul>	,	
•	Flash bits wears out after	of ac	cesses
	<ul> <li>Not suitable for direct</li> </ul>	_ or replac	ement
	- <u> </u>	data to less used	blocks



# 5.2 Disk Storage

\_\_\_\_\_\_, \_\_\_\_, \_\_\_\_\_ storage







#### 5.2 Disk Sectors and Access

•	Each _	record	ds
	<ul><li>Sect</li></ul>	or	
	– Data	a ( bytes, _	bytes proposed)
		correcting (	code (ECC)
	• (	Jsed to hide	and recording
		fi	elds and gaps
•	Access	s to a	involves
		delay if	other accesses are pending
		: move the h	eads
	- <u> </u>	latenc	У
	– Data	a	
		overl	nead



#### 5.2 Disk Access Example

- Given
  - 512B sector, 15,000rpm, 4ms average seek time,
     100MB/s transfer rate, 0.2ms controller overhead, idle disk
- Average read time

• If actual average seek time is 1ms




#### 5.2 Disk Performance Issues

•	Manufacturers c	լuote	seek t	ime
	<ul><li>Based on</li></ul>		_ seeks	
	_	and		lead to smaller
	ave	rage seek tin	nes	
•	Smart disk	al	locate	sectors on disk
	<ul><li>Present</li></ul>	sector	interface to	o host
	– SCSI, ATA, SA	ΤA		
•	Disk drives inclu	de		
	s	ectors in ant	icipation of	access
	<ul><li>Avoid</li></ul>	and		



## 5.3 Burning Question

- How do we know whether a data item is in the cache?
- If it is, how do we <u>find</u> it?
- The simplest scheme is that each item can be placed in <u>exactly</u> one place (<u>direct</u> mapping).



Mapping

(Block address) Modulo (Number of blocks in cache)



# 5.3 Accessing a Cache

Valid


Index	V	Tag	Data
000	1	10	MEM [6]
001			
010	(	H, 10	MEMER [18]
011		00	MEMES], MEMU8] MEMU3]
100			
101			
110	1	10	MEM [22]
111			

hit rate = 4/9 = mass rate = 5/9 =

$$\begin{array}{c}
22 \mod 8 = 6 \mod 9 \\
1000 \mod 9 = 2 \mod 9
\end{array}$$



#### 5.3 Mapping Implemented in Hardware






# 5.3 Total Storage Required

Example: How many total bits are required for a direct-mapped cache with 16 KB of data and four-word blocks,

assuming a 32-bit address?



16 kBx 1 block x 1 word x 1 set = 1K sets

Index = 10 bits
= (092 (#sets)

black offset
selects the word
within the black
than many bits?
A bits black offset=
1090 A words/black

$$2^{10}(128+19)=2^{10}.147=147k6its$$



# 5.3 Mapping an Address to a Multiword Cache Block


Consider a cache with 64 blocks and a block size of 16 bytes.

What block number does byte address 1200 map to?





#### 5.3 Miss Rate versus Block Size





#### 5.3 Handling Cache Misses

#### **Instruction Cache Miss**

- 1. Send the original PC value (current PC 4) to the memory.
- 2. Instruct main memory to perform a read and wait for the memory to complete its access.
- 3. Write the cache entry, putting the data from memory in the data portion of the entry, writing the upper bits of the address into the tag field and turn the valid bit on.
- 4. Restart the instruction execution at the first step, which will refetch the instruction, this time finding it in the cache.




## 5.3 Handling Writes

- Suppose on a store instruction, we wrote the data into only the data cache (and not <u>ho main</u>
   <u>Memory</u>).
- Then the cache and main memory are said to be \_\_inconsistent
- Solution A: Write everything to both (write through)
  - Problem: bad performance
  - Remediation: write butter
- Solution B: Only write when encled from cache (write back)



#### 5.3 An Example Cache



The Intrinsity FastMATH Processor is a fast <u>ewbedded</u> processor that uses the MIPS architecture and a <u>simple</u> cache implementation. This processor has a  $\frac{1}{2}$  stage pipeline.

When operating at peak speed, the processor can request both an \_\_instructor word and a \_\_instructor word on every clock cycle.

Separate induction and induction caches are used, each with 4K words and 6-word blocks.

For writes, the FastMATH offers both wnter through and wnter lack, letting the OS decide.



# 5.4 Measuring and Improving Cache Performance

- CPU time = ( <u>Kead memory moses</u> + <u>Whe memory misses</u>) x
- Memory-stall clock cycles = <u>Pend Memory stalls</u> + <u>worth Memory stalls</u> the Read-stall cycles = <u>Pends</u> x <u>Read miss rate</u> x <u>Pend miss rate</u> x <u>Pend miss rate</u> x <u>Pend miss rate</u> x <u>Pend miss rate</u> x <u>Note miss penalty</u> touttely Memory-stall clock cycles = <u>Memory acesses</u> x <u>Miss rate</u> x <u>Mis</u>

- **Calculating Cache Performance** 
  - $-i_{miss} = 2$  %,  $d_{miss} = 4$  %,  $CPI_{perfect} = 2$ , miss penalty = 100 cycles, 36 %

What's the speedup slow down from perfect?

instruction miss = 
$$I \times 0.02 \times 100 = 2I$$
  
data MBS =  $I \times 0.36 \times 0.04 \times 100 = 1.44I$ 



#### 5.4 Impact of Increased Clock Rate

- Suppose the processor in the previous example <u>doubles</u> its clock rate, making the miss penalty <u>200 cyles</u>
- Total miss cycles per instruction =  $0.36 \times 0.09. \times 200 + 0.02 \times 200$
- Total CPI = 4 + 6.88 = 10.88
- Performance with fast clock compared to performance with slow clock



#### 5.4 Average Memory Access Time

- To capture the fact that the time to <u>access</u> <u>Marie</u> for both <u>his</u> and <u>misses</u> affects performance, designers sometimes use average memory access time (AMAT) as a way to examine <u>alternative</u> <u>cache</u> <u>designs</u>
- AMAT = Time for a hit + Miss rate x Miss penalty
- Find the AMAT for a processor with CT = 1 ns, Miss penalty = 20 cycles, Miss rate = 0.05/instruction, Cache access time = 1 cycle. Assume that read and write miss penalties are the same and ignore other write stalls.

AMAT = Time for a hit + Miss ratex miss penalty  
= 
$$1 + 0.05 \times 20 = 1 + 1 = 2$$



#### 5.4 Flexible Placement Reduces Cache Misses

- One Extreme direct mapped one place
- Middle Range set associative set of places
- Other Extreme fully associative any ρίασε

• Set associative mapping

(Black number) Modulo (Number of sets in rache)

Number of sets is a derived number.

2-way means 2blacks/1 set tag index of sets o


256 KB cache
4 word blocks
2-way set associativity
You have a byte offset

256 KB x 1 word x 1 black x 1 set 2 bb bb aks 2 looks 2 looks




#### 5.4 Conceptual View of Set Associativity

- One Extreme direct mapped -
- Middle Range set associative -
- Other Extreme fully associative -
- Set associative mapping





## 5.4 Pseudo-Implementation View of Set Associativity



#### Four-way set associative

Set	Tag	Data	Tag	Data	Tag	Data	Tag	Data
0			- 27		(45)			
1								ļ

#### Eight-way set associative (fully associative)

Tag	Data	Tag	Data	Tag	Data	Tag	Data	Tag	Data	Tag	Data	Tag	Data	Tag	Data
		200		150				TE I				5		150	



# 5.4 Misses and Associativity

Look at three small caches (four one word blocks): Address

sequence: 0, 8, 0, 6, 8 2-sets, index 16th 4 sets, index 26th

a. fully associative b. two-way set associative c. direct mapped


M M M W



9-way
4 words x 16lock x 1set
1-way (Arrect mapped)
4 words x 16lock x 1set
1 words x 16lock = 4 sets
1 word x 16lock = 4 sets



#### 5.4 Locating a Block in the Cache





# 5.4 Tag Size Considerations

Size of Tags versus Set Associativity

For a cache with 4K blocks, a 32-bit address with 0 bits for block and byte offsets, find the #sets, #tag bits for 1, 2, 4 and fully associative organizations



#### 5.4 Performance of Multilevel Caches

#### Example:

```
- CPI<sub>base</sub> = 1.0, CR = 4 GHz
                                              Memaccess = 400 cycles
       – Mem<sub>access</sub> = 100 ns, L1inst<sub>miss</sub> = 2 %
      L2<sub>access</sub> = 5 ns, L2<sub>miss</sub> per instruction = 0.5 %
  Total CPI = CPI base + Memory stalls/instruction
                                                            12 acces=
Only LI CPItase+ LI miss
                                                                20 cycles
             = 1.0 + 0.02 \times 400 = 1 + 8 = 9
                 CPI base + L1 miss + L2 miss
LI and L2
              = 1.0 + 0.02 = 20 + 0.005 × 400
```


= 1+0.4+2=3.4



#### 5.4 Interactions with Software

- Misses depend on memory access patterns
  - Algorithm behavior
  - Compiler

     optimization for
     memory access





#### 5.4 Software Optimization via Blocking


Goal: maximize accesses to data before it is replaced Consider inner loops of DGEMM:

Blocked algorithms operate on submatrices or blocks rather than entire rows or columns of an array





# 5.4 Array Access Patterns







#### 5.4 Cache Blocked DGEMM

```
1 #define BLOCKSIZE 32
2 void do block (int n, int si, int sj, int sk, double *A,
double
3 *B, double *C)
4 {
   for (int i = si; i < si + BLOCKSIZE; ++i)
6
    for (int j = sj; j < sj+BLOCKSIZE; ++j)
8
    double cij = C[i+j*n]; /* cij = C[i][j] */
     for ( int k = sk; k < sk+BLOCKSIZE; k++ )
10
   cij += A[i+k*n] * B[k+j*n];/* cij+=A[i][k]*B[k][j] */
11 C[i+j*n] = cij;/* C[i][j] = cij */
12 }
13 }
14 void dgemm (int n, double* A, double* B, double* C)
15 {
16
   for ( int sj = 0; sj < n; sj += BLOCKSIZE )
for (int si = 0; si < n; si += BLOCKSIZE)
18
      for ( int sk = 0; sk < n; sk += BLOCKSIZE )
19
       do block(n, si, sj, sk, A, B, C);
20 }
```



#### 5.4 Blocked DGEMM Access Pattern







#### 5.5 Dependable Memory Hierarchy

- Two states of service
  - 1. Service accomplishment service delivered as specified
  - 2. Service interruption service different from specified
- Transitions from 1 to 2 are <u>failurs</u>, transitions from 2 to 1 are <u>reforators</u>.
- · Failures can be permanent or intermittent. MTBF=
- Reliability is a measure of the continuous service
   accomplishment, the metric is <u>mean time</u> to failure.
- Availability is a measure of the service accomplishment with respect to the alternation between the two states of accomplishment and interruption.



#### 5.5 MTTF vs. AFR for Disks

Some disks today are quoted to have a 1,000,000-hour MTTF.
 As 1,000,000 hours is 114 years, it would seem like they practically never fail. Warehouse scale computers that run Internet services such as Search might have 50,000 servers.
 Assume each server has 2 disks. Use AFR to calculate how many disks we would expect to fail per year.


One year = 
$$365 \times 24 = 8760$$
 hours
$$\frac{8760}{1,000,000} = 0.87690$$
 is the annual failure rate
With 100,000 disks, that means  $876$  fail each year.



### 5.5 Availability Considerations

- To increase <u>MTTE</u>, you can improve the <u>quality</u> of components or design systems to rontinue operation in the presence of components that have \_\_\_\_\_\_
- Three techniques

  - Fault avoidance preventing by construction
    Fault tolerance use redundancy
    Fault forecasting predicting presence and creation
- We also need to work on decreasing MTTR






## 5.5 Single Error Detection - Parity


Hamming distance

- Number of bis that are <u>different</u> between two bit patterns

O(00 Hamming distance = 3

• Minimum distance =  $\frac{2}{2}$  provides single bit error detection






• Minimum distance =  $\frac{3}{2}$  provides  $\frac{3}{2}$  error correction,  $\frac{3}{2}$ 



## 5.5 Encoding Single Error Correcting Hamming Code

- To calculate Hamming code:
  - Number bits from 1 on the left
  - All bit positions that are a <u>power</u> <u>f</u> <u>2</u> are <u>parity</u> bits
  - Each <u>party</u> bit checks certain <u>data</u> bits:

Bit position		1	2	3	4	5	6	7	8	9	10	11	12
Encoded date bits		p1	p2	d1	p4	d2	d3	d4	p8	d5	d6	d7	d8
Parity	p1	Х		Х		Х		Х		Х		Χ	
	p2		X	Χ			X	Χ			Χ	Χ	
bit coverate	р4				Χ	Χ	Χ	Х					Χ
	р8	١ ,	130	<i>(</i>	1,20	<b>2</b>			Χ	Χ	Х	Χ	Χ
Date 1111													
O D D Pula Dula Pa Da Dala													



Z Pi X P4 y Pa W P8



## 5.5 Decoding Single Error Correcting Hamming Code

- <u>Value</u> of parity bits indicates which bits are <u>in</u> <u>error</u>
  - Use numbering from <u>encoding</u> procedure
  - E.g.
    - Parity bits = \_\_\_\_\_ indicates \_\_\_\_
    - Parity bits = \_\_\_\_\_ indicates bit \_\_\_\_ was flipped

```
C_{1} = P_{1} \oplus P_{3} \oplus P_{5} \oplus P_{7} \oplus P_{4} \oplus P_{1} = 0
= 0 \oplus 1 \oplus 0 \oplus 1 \oplus 1 \oplus 1 \oplus 1 = 0
C_{2} = P_{2} \oplus P_{3} \oplus P_{5} \oplus P_{7} \oplus P_{6} \oplus P_{1} = 0
= 1 \oplus 1 \oplus 0 \oplus 1 \oplus 1 \oplus 1 = 1
C_{4} = P_{4} \oplus P_{5} \oplus P_{6} \oplus P_{7} \oplus P_{1} \oplus P_{1} = 0
= 1 \oplus 0 \oplus 0 \oplus 1 \oplus 0 = 0
C_{8} = P_{5} \oplus P_{4} \oplus P_{16} \oplus P_{16} \oplus P_{16} = 0
C_{8} = P_{5} \oplus P_{4} \oplus P_{16} \oplus P_{16} \oplus P_{16} = 0
= 0 \oplus 1 \oplus 1 \oplus 1 \oplus 1 \oplus 1 \oplus 1 = 1
```



#### ECE Department

# 5.5 SEC/DEC Hamming Code

- Add an additional parity bit for the whole word (p<sub>n</sub>)
- Make Hamming distance = <u>4</u>
- Decoding:
  - Let H = SEC parity bits
    - H even, p<sub>n</sub> even, <u>no error</u>
    - Hodd, p<sub>n</sub> odd, a correctable single error
    - · Heven, pn odd, error occurred in pn bit
    - Hodd, p<sub>n</sub> even, <u>double error</u>
- Note: ECC DRAM uses SEC/DEC with 8 bits protecting each 64 bits



#### 5.6 Virtual Machines Redux

- First developed in the 1960s, they have remained an important part of main fame computing and have recently gained popularity due to
  - Increasing importance of isolation and security
  - The failures in <u>security</u> and <u>reliability</u> of standard operating systems
  - The small of a single computer among many related users
    The dramatic increase in <a href="#">IAW</a> spectof processors
- Broadest Definition
  - Includes basically all <u>emulation</u> methods that provide a standard software interface, like the Java Vi Anal Machine
- Our Definition
  - Provide a complete <u>sustem level</u> environment at the <u>tsA</u> level



#### 5.6 Virtual Machine Basics

- System virtual machines present the illusion that users have an <a href="mailto:computer">computer</a> to themselves, including a copy of the <a href="mailto:operating">operating</a> <a href="mailto:system">system</a>.
- With a VM, multiple OSes all share the hardware resources.
- The software that supports VMs is called a <u>virtual</u> <u>machine monitor</u> (VMM) or <u>hypervisor</u>.
- The underlying hardware is called the host, sharing resources among the \_\_\_\_\_\_ VMs.



#### 5.6 Virtual Machine Ancillary Benefits

- Our interest is primarily in improving \_\_\_\_protection
- Other benefits include
  - Managing \_\_\_\_\_\_ software: a typical deployment might be some OSes running legacy OSes, many running the current stable OS release, and a few testing the next OS release.
  - Managing hadrand: Consolidate the number of servers. Some VMMs support migration of a running VM to a different computer, either to balance load or to evacuate from failing hardware.



#### 5.6 Requirements of a Virtual Machine Monitor

- Guest software should behave on a VM exactly as if it were running on the <a href="hardware">hardware</a>, except for <a href="performance">performance</a> related behavior or limitations of <a href="fixed">fixed</a> <a href="here">Resources</a> shared by multiple VMs.
- Guest software should not be able to <u>change</u>
   <u>allocation</u> of real system resources directly.
- At least <u>two</u> processor modes, <u>system</u> and <u>user</u>.
- A <u>privileged</u> subset of instructions available only in <u>system</u> mode, all system <u>resources</u> must be controllable only via these instructions.




## 5.7 Virtual Memory

- The main memory can act as a cache for the <u>secondary</u> storage.
- Historically, two motivations for virtual memory
  - remove the builder of small main memory
  - to allow efficient and safe sharing
- Virtual memory implements the <u>translation</u> of a program's address space to <u>physical</u> addresses
- This translation process enforces \_\_\_\_\_\_ of a program's address space from other programs.














## 5.7 Virtual Memory Terminology


- A virtual memory <u>block</u> is called a <u>page</u>.
- A virtual memory <u>mess</u> is called a <u>page</u> in tault.
- Each <u>virtual</u> address is translated to a <u>physical</u> address.
- This process is called address tanslation.





### 5.7 Virtual Memory Facts

• A virtual alless is broken into a virtual page number and a page of set



- A page fault takes <u>millions</u> of cycles to process
  - Pages should be <u>large</u> enough to <u>a mostree</u> the high access time, though <u>embedded</u> systems are going smaller.
  - Fully associative placement of pages is attactive.
  - Page faults can be handled in <u>software</u>.
  - Virtual memory uses <u>LRU</u>.



## 5.7 Virtual Memory Mapping

 Pages are <u>located</u> by using a <u>page table</u> that <u>interes</u> memory.

• Each <u>program</u> has its own page table.


• The page table register points to the start of the page table.

A full table is too expensive,
 hierarchical page tables are used.

• The <u>state</u> of a <u>process</u> consists of the <u>page</u> <u>table</u> <u>register</u>, <u>program</u> <u>counter</u> and <u>registers</u>.

Virtual address le4 bits

Physical page
Physical page
Physical pages
Physical pages
Physical pages
Physical pages
Physical page
Physical pages
Physical page






## 5.7 Page Faults

- The <u>operating</u> <u>sustem</u> manages page replacement.
- The <u>operating system</u> usually creates the <u>space</u> <u>on disk</u> for all of the pages of a process when it creates the process, this space is called <u>swap</u> <u>space</u>
  - A data structure records where each virtual page is stored on disk.

    Another data structure tracks which processes and which virtual addresses use each physical page.
  - On a page fault, the <u>least</u> recently
  - <u>used</u> page is evicted.
  - Consider 10, 12, 9, 7, 11, 10, then 8





### 5.7 Making Address Translation Fast: The TLB

• With virtual memory, you need two memory accesses, one extra for the

 Add a <u>rache</u> to keep track of <u>recent</u> translations.

• It's called a <u>translation</u> <u>lookaside buffer</u> (TLB).

• A TLB <u>miss</u> may or may not be a <u>mage</u> <u>fault</u>

TLB characteristics


size: 110-512 entres

block size: 1-2 page table entries

hit time: 05-1 clark cycle


miss penalty: 10-100 clock cycles

miss rate: 0.01% - 1%






## 5.7 The Intrinsity FastMATH TLB





#### 5.7 Processing a read or write-through





# 5.4 Overall Operation of a Memory Hierarchy

	Page						
TLB	Table	Cache	Possible? If so, under what circumstance?				
miss	miss	miss	TLB misses and is followed by a page fault; after retry, data must miss in cache				
miss	miss	hit	Impossible: data cannot be allowed in cache if the page is not in memory				
miss	hit	miss	TLB misses, but entry found in page table; after retry, data misses in cache				
miss	hit	hit	TLB misses, but entry found in page table; after retry, data is found in cache				
hit	miss	miss	Impossible: data cannot be allowed in cache if the page is not in memory				
hit	miss	hit	Impossible: data cannot be allowed in cache if the page is not in memory				
hit	hit	miss	Possible, though the page table is never really checked if TLB hits				



## 5.7 Implementing Protection with Virtual Memory

- Hardware Must Provide
  - At least two modes
    - · user mode
    - · privileged mode
  - Provide a portion of the process can read but not write
    - · mode lot, page table points, TB
  - Provide mechanisms whereby the processor can move between modes
    - · system call user > system
    - · return from exceptron system > user
- Software Can Help
  - Place the <u>page tables</u> in the <u>protected</u> address space of the <u>operating</u> system



### 5.7 Summary


- Pages are made <u>large</u> to take advantage of <u>spatial</u> locality and reduce the <u>miss</u> rate.
- The mapping between virtual addresses and physical addresses, which is implemented in a <u>page</u> <u>table</u>, is made <u>fully associative</u> so that a virtual page can be placed <u>anywhere</u> in main memory.
- The <u>operating</u> <u>system</u> uses techniques, such as LRU and a reference bit, to choose which pages to <u>replace</u>.



#### 5.8 Where can a Block be Placed?

- A \_\_\_\_\_\_ of Associativities is possible
- Advantage: <u>increasing</u> associativity <u>decreases</u> miss rates.

• Disadvantage: Increasing <u>associativity</u> increases <u>cost</u> and <u>slower</u> <u>access</u>





#### 5.8 How is a Block Found?

- Cache
  - Small degrees of associativity are used because <u>large</u> degrees are <u>expensive</u>
- Virtual Memory
  - Full associativity makes sense because
    - Misses are <u>very</u> <u>expensive</u>
    - <u>Software</u> can implement <u>sophisticated</u> replacement schemes
    - Full map can be easily <u>indexed</u>
    - <u>Large</u> items means small number of <u>mappings</u>



### 5.8 Replace Which Block on a Cache Miss?

- Cache
  - Panlom
  - LPU
- Virtual Memory
  - LRU



### 5.8 What Happens on a Write?

- Caches write-back is the <u>shategy</u> of the <u>future</u> / present
- Virtual memory <u>Always</u> uses write-back




#### 5.8 The Three Cs

- Cache misses occur in three categories:
  - Compulsory misses cache empty at startup
  - Capacity misses can't had them all
  - Conflict misses map to the same place
- The <u>challenge</u> in designing memory hierarchies is that every <u>change</u> that <u>potentally</u> improves the <u>new</u> rate can also <u>negatively</u> affect overall performance.



#### 5.9 Finite State Cache Controller





#### 5.10 Cache Coherence

- Multiple processors commonly <u>share</u> an <u>address</u> <u>space</u>
- They may bring <u>data</u> into <u>cache</u> and then write to their <u>local</u> copies
- These local copies are likely
  - Different from each other
  - Different from the <u>Main</u> <u>Me word</u> value
- Example

Time	Event	CPU A's	CPU B's	Memory
step		cache 🗡	cache 🗡	X
0				0
1	CPU A reads X	0		0
2	CPU B reads X	0	0	0
3	CPU A writes 1 to X	1	0	1



### 5.10 Snooping

- Every cache has the <u>sharing</u> <u>status</u> of the block along with the block
- The caches are all <u>accessible</u> via some <u>broadcast</u> mechanism (<u>bus</u> or <u>network</u>).
- All cache controllers <u>Monitor</u> or <u>Snoop</u> on the medium to see whether or not they have a <u>copy</u> of the <u>block</u> requested.
- The writing CPU broadcasts an invalidate of the block.
- Example

CPU activity	Bus activity	CPU A's cache	CPU B's cache	Memory
				0
CPU A reads X	Cache miss for X	0		0
CPU B reads X	Cache miss for X	0	0	0
CPU A writes 1 to X	Invalidate for X	1		0
CPU B read X	Cache miss for X	1	1	1



## 5.16 Concluding Remarks

- The difficulty of building a memory system to keep pace with faster processors is underscored by the fact that the raw material for main memory, DRAMs, is essentially the same in all computers, fast or slow.
- Multilevel caches facilitate cache optimizations.
  - different black sizes
  - lower level cache has time to implement strategies
- Other trends
  - Reorganizing the program to enhance locality
  - Prefetching Special cache aware instructions