CPE 431/531

Chapter 5 – Large and Fast: Exploiting Memory Hierarchy

Dr. Rhonda Kay Gaede






5.1 Introduction


| • | Programmers always want | amounts of |
|---|---|------------|
| | memory. Caches give that | |
| • | Principle of Locality | |
| | Temporal Locality - | |
| | | |
| | | |
| | Spatial Locality - | |
| | | |
| • | Build a memory | |



5.1 Cache Terminology

- Data is copied between only ____ levels at a time.
- The minimum data unit is a ______.
- If the data appears in the upper level, this situation is called a ____. The data not appearing in the upper level is called a ____.







5.1 More Terminology

The ______ is the fraction of memory accesses found in the upper level.
The _____ is the fraction of memory accesses not found in the upper level.
The _____ is the time to access the upper level of the memory hierarchy.
The _____ is the time to replace a block in the upper level with the corresponding block from the lower level, plus the time to deliver this block to the processor.




5.2 Memory Technologies

- _____ RAM (____)
 - 0.5ns 2.5ns, \$2000 \$5000 per GB
- _____RAM (_____)
 - 50ns 70ns, \$20 \$75 per GB
- _____ disk
 - 5ms 20ms, \$0.20 \$2 per GB
- Ideal memory
 - Access time of _____
 - Capacity and cost/GB of _____



5.2 DRAM Technology

- Data stored as a _____ in a ____
 - Single _____ used to access the _____
 - Must periodically be _____
 - _____ contents and _____ back
 - Performed on a DRAM " "






5.2 Advanced DRAM Organization

| • | Bits in a DRAM are of | organized as a _ | |
|---|-------------------------------------|------------------|-------------|
| | | | |
| | DRAM accesses a | an | |
| | – mode: s | supply | words |
| | from a with | | |
| • | data rate (| DDR) DRAM | |
| | Transfer on | and | clock edges |
| • | data rate (Q | DR) DRAM | |
| | Separate DDR | and | |



5.2 DRAM Generations

| Year | Capacity | \$/GB | | |
|--------------|----------|-----------|--|--|
| 1980 | 64Kbit | \$1500000 | | |
| 1983 | 256Kbit | \$500000 | | |
| 1985 | 1Mbit | \$200000 | | |
| 1989 | 4Mbit | \$50000 | | |
| 1992 | 16Mbit | \$15000 | | |
| 1996 | 64Mbit | \$10000 | | |
| 1998 | 128Mbit | \$4000 | | |
| 2000 | 256Mbit | \$1000 | | |
| 2004 512Mbit | | \$250 | | |
| 2007 | 1Gbit | \$50 | | |





5.2 DRAM Performance Factors

| | – Allows wor | ds to be read and r | efreshed in |
|---|--|---------------------|---------------|
| • | | | |
| | Allows forneeding to send | accesses in b | ursts without |
| | – Improves | _ | |
| • | | accors to | DDAMc |
| | – Allows | access to | DRAMs |
| | Improves | | |



5.2 Flash Storage


• _____ semiconductor storage

— ____× — ____× faster than _____

– _____, ____ power, more _____

But more \$/GB (between _____ and _____)







5.2 Flash Types


| • | flash: bit ce | ll like a | _ gate | |
|---|---|--------------|----------------|----------|
| | read/v | vrite access | | |
| | Used for | memo | ry in | systems |
| • | flash: bit c | ell like a | gate | |
| | – (bits/a | rea), but | | access |
| | – pe | r GB | | |
| | Used for | | , | • |
| • | Flash bits wears o | out after | of a | ccesses |
| | Not suitable for of | directo | r repla | cement |
| | – | _: da | ta to less use | d blocks |



5.2 Disk Storage

• ______, _____, storage







5.2 Disk Sectors and Access

| • | Each records |
|---|---|
| | Sector |
| | Data (bytes, bytes proposed) |
| | correcting code (ECC) |
| | Used to hide and recording |
| | fields and gaps |
| • | Access to a involves |
| | delay if other accesses are pending |
| | –: move the heads |
| | latency |
| | – Data |
| | – overhead |
| | OVCITICAD |



5.2 Disk Access Example

- Given
 - 512B sector, 15,000rpm, 4ms average seek time,
 100MB/s transfer rate, 0.2ms controller overhead, idle disk
- Average read time

• If actual average seek time is 1ms




5.2 Disk Performance Issues

| • | Manufacturer | s quote | seek t | ime |
|---|------------------------------|------------|--------------------|-----------------|
| | Based on _ | | seeks | |
| | _ | and | | lead to smaller |
| | av | verage see | ek times | |
| • | Smart disk | | allocate | sectors on disk |
| | Present | se | ector interface to | o host |
| | – SCSI, ATA, S | SATA | | |
| • | Disk drives inc | lude | | |
| | | sectors i | n anticipation of | access |
| | Avoid | and | | |



5.3 Burning Question

- How do we know whether a data item is in the cache?
- If it is, how do we ____ it?
- The simplest scheme is that each item can be placed in _____ one place (_____ mapping).
- Mapping






5.3 Accessing a Cache

| Index | V | Tag | Data | |
|-------|---|-----|------|----------|
| 000 | | | | 22 |
| 001 | | | | 26 |
| 010 | | | | 22 26 |
| 011 | | | | |
| 100 | | | | 16 |
| 101 | | | | 3 |
| 110 | | | | 16 |
| 111 | | | | 18 |
| | | 1 | I | |



5.3 Mapping Implemented in Hardware





5.3 Total Storage Required

Example: How many total bits are required for a direct-mapped cache with 16 KB of data and four-word blocks, assuming a 32-bit address?




5.3 Mapping an Address to a Multiword Cache Block

Consider a cache with 64 blocks and a block size of 16 bytes. What block number does byte address 1200 map to?



5.3 Miss Rate versus Block Size





5.3 Handling Cache Misses

Instruction Cache Miss

- 1. Send the original PC value (current PC 4) to the memory.
- 2. Instruct main memory to perform a read and wait for the memory to complete its access.
- 3. Write the cache entry, putting the data from memory in the data portion of the entry, writing the upper bits of the address into the tag field and turn the valid bit on.
- 4. Restart the instruction execution at the first step, which will refetch the instruction, this time finding it in the cache.




5.3 Handling Writes

| • | Suppose on a store instruction, we wrote the data into only the data cache (and not |
|---|---|
| |). |
| • | Then the cache and main memory are said to be |
| | |
| • | Solution A: (|
| |) |
| | – Problem: |
| | – Remediation: |
| • | Solution B:(|
| | |



5.3 An Example Cache



The Intrinsity FastMATH Processor is a fast _____ processor that uses the MIPS architecture and a _____ cache implementation.

This processor has a ___ stage pipeline.

When operating at peak speed, the processor can request both an

_____ word and a ____ word on every clock cycle.

Separate _____ and ____ caches are used, each with ___ words and ___-word blocks.

For writes, the FastMATH offers both _____, letting the ____ decide.



5.4 Measuring and Improving Cache Performance

- CPU time = (_______ + ______) x
- Read-stall cycles =
- Write-stall cycles =
- Memory-stall clock cycles =
- Calculating Cache Performance
 - $-i_{miss} = 2 \%$, $d_{miss} = 4 \%$, $CPI_{perfect} = 2$, miss penalty = 100 cycles, 36 % loads and stores



5.4 Impact of Increased Clock Rate

- Suppose the processor in the previous example ______
 its clock rate, making the miss penalty .
- Total miss cycles per instruction = ______.
- Total CPI
- Performance with fast clock compared to performance with slow clock



5.4 Average Memory Access Time

- To capture the fact that the time to _____ for both ____ and ____ affects performance, designers sometimes use average memory access time (AMAT) as a way to examine _____ ____.
- AMAT = Time for a hit + Miss rate x Miss penalty
- Find the AMAT for a processor with CT = 1 ns, Miss penalty = 20 cycles, Miss rate = 0.05/instruction, Cache access time = 1 cycle. Assume that read and write miss penalties are the same and ignore other write stalls.




5.4 Flexible Placement Reduces Cache Misses

- One Extreme direct mapped -
- Middle Range set associative -
- Other Extreme fully associative -
- Set associative mapping




5.4 Conceptual View of Set Associativity

- One Extreme direct mapped -
- Middle Range set associative -
- Other Extreme fully associative -
- Set associative mapping





5.4 Pseudo-Implementation View of Set Associativity





Two-way set associative

| Set | Tag | Data | Tag | Data |
|-----|-----|------|-----|------|
| 0 | | 2 1 | | |
| 1 | | | | |
| 2 | | | | |
| 3 | | 7. 2 | | |

Four-way set associative

| Set | Tag | Data | Tag | Data | Tag | Data | Tag | Data |
|-----|-----|------|------|------|-----|------|-----|------|
| 0 | | | - 27 | | (3) | | | |
| 1 | | | | | | | Щ, | ļ |

Eight-way set associative (fully associative)

| Tag | Data |
|-----|------|-----|------|-----|------|-----|------|-----|------|-----|------|-----|------|-----|------|
| | | 2 | | 195 | | | | F=1 | | | | 9 | | 155 | |




5.4 Misses and Associativity

Look at three small caches (four one word blocks): Address sequence: 0, 8, 0, 6, 8

a. fully associative b. two-way set associative c. direct mapped



5.4 Locating a Block in the Cache





5.4 Tag Size Considerations

Size of Tags versus Set Associativity

For a cache with 4K blocks, a 32-bit address with 0 bits for block and byte offsets, find the #sets, #tag bits for 1, 2, 4 and fully associative organizations



5.4 Performance of Multilevel Caches

• Example:


- $CPI_{base} = 1.0$, CR = 4 GHz
- $Mem_{access} = 100 \text{ ns, L1inst}_{miss} = 2 \%$
- $L2_{access} = 5 \text{ ns}$, $L2_{miss}$ per instruction = 0.5 %



5.4 Interactions with Software

- Misses depend on memory access patterns
 - Algorithm behavior
 - Compiler

 optimization for
 memory access






5.4 Software Optimization via Blocking

Goal: maximize accesses to data before it is replaced Consider inner loops of DGEMM:

Blocked algorithms operate on submatrices or blocks rather than entire rows or columns of an array



5.4 Array Access Patterns







5.4 Cache Blocked DGEMM

```
1 #define BLOCKSIZE 32
2 void do block (int n, int si, int sj, int sk, double *A,
double
3 *B, double *C)
4 {
   for (int i = si; i < si + BLOCKSIZE; ++i)
6
    for (int j = sj; j < sj+BLOCKSIZE; ++j)
8
     double cij = C[i+j*n]; /* cij = C[i][j] */
     for ( int k = sk; k < sk+BLOCKSIZE; k++ )
10
   cij += A[i+k*n] * B[k+j*n]; /* cij+=A[i][k]*B[k][j] */
11
   C[i+j*n] = cij;/* C[i][j] = cij */
12 }
13 }
14 void dgemm (int n, double* A, double* B, double* C)
15 {
16
    for ( int sj = 0; sj < n; sj += BLOCKSIZE )
17
     for ( int si = 0; si < n; si += BLOCKSIZE )
18
      for ( int sk = 0; sk < n; sk += BLOCKSIZE )
19
       do block(n, si, sj, sk, A, B, C);
20 }
```



5.4 Blocked DGEMM Access Pattern







5.5 Dependable Memory Hierarchy

- Two states of service
 - 1. Service accomplishment -
 - 2. Service interruption –
- Transitions from 1 to 2 are ______, transitions from 2 to 1 are ______.
- Failures can be ______ or ______.
- Reliability is a measure of the continuous service accomplishment, the metric is ________.
- Availability is a measure of the service accomplishment with respect to the alternation between the two states of accomplishment and interruption.



5.5 MTTF vs. AFR for Disks

Some disks today are quoted to have a 1,000,000-hour MTTF.
 As 1,000,000 hours is 114 years, it would seem like they
 practically never fail. Warehouse scale computers that run
 Internet services such as Search might have 50,000 servers.
 Assume each server has 2 disks. Use AFR to calculate how
 many disks we would expect to fail per year.



5.5 Availability Considerations

- To increase _____, you can improve the _____ of components or design systems to _____ operation in the presence of components that have _____.
- Three techniques
 - Fault avoidance
 - Fault tolerance
 - Fault forecasting
- We also need to work on decreasing _____



5.5 Single Error Detection - Parity

- Hamming distance
 - Number of ____ that are _____ between two bit patterns
- Minimum distance = ___ provides single bit error detection
 - e.g. ____ code

Minimum distance = __ provides _____ error correction, ____
 error detection



5.5 Encoding Single Error Correcting Hamming Code

- To calculate Hamming code:
 - Number bits from 1 on the left
 - All bit positions that are a _____ are ____ are ____
 - Each bit checks certain bits:

| Bit position | on | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 |
|---------------|------|----|----|----|----|----|----|----|----|----|----|----|----|
| Encoded date | bits | p1 | p2 | d1 | p4 | d2 | d3 | d4 | p8 | d5 | d6 | d7 | d8 |
| | p1 | Χ | | Χ | | Χ | | Χ | | Х | | Χ | |
| Parity bit | p2 | | Χ | Χ | | | Χ | Χ | | | Х | Χ | |
| coverate | р4 | | | | Χ | X | Χ | Χ | | | | | Χ |
| | p8 | | | | | | | | Χ | Χ | Χ | Χ | Χ |



5.5 Decoding Single Error Correcting Hamming Code

- _____ of parity bits indicates which bits are ___
 - Use numbering from _____ procedure
 - E.g.
 - Parity bits = _____ indicates ____ _
 - Parity bits = _____ indicates bit ____ was flipped



5.5 SEC/DEC Hamming Code

- Add an additional parity bit for the _____ (p_n)
- Make Hamming distance = ___
- Decoding:
 - Let H = SEC parity bits
 - H even, p_n even, _____
 - H odd, p_n odd, ______
 - H even, p_n odd, _____
 - H odd, p_n even, ______
- Note: ECC DRAM uses SEC/DEC with 8 bits protecting each 64 bits



5.6 Virtual Machines Redux

| • | • First developed in the 1960s, they have remained an important | | | | | |
|---|---|--|--|--|--|--|
| | part of computing and have recently gained | | | | | |
| | popularity due to | | | | | |
| | Increasing importance of and | | | | | |
| | The failures in and of standard operating systems | | | | | |
| | The of a single computer among many related users | | | | | |
| | The dramatic increase in of processors | | | | | |
| • | Broadest Definition | | | | | |
| | Includes basically all methods that provide a standard software interface, like the | | | | | |
| • | Our Definition | | | | | |
| | Provide a complete environment at the level | | | | | |



resources.

5.6 Virtual Machine Basics

- System virtual machines present the illusion that users have an ______ to themselves, including a copy of the ______.
 With a VM, multiple OSes all _____ the _____
- The software that supports VMs is called a _____
 (VMM) or .
- The underlying hardware is called the _____, sharing resources among the _____ VMs.



5.6 Virtual Machine Ancillary Benefits

- Our interest is primarily in improving _____
- Other benefits include
 - _______: a typical deployment might be some OSes running legacy OSes, many running the current stable OS release, and a few testing the next OS release.
 - ______: Consolidate the number of servers. Some VMMs support migration of a running VM to a different computer, either to balance load or to evacuate from failing hardware.



5.6 Requirements of a Virtual Machine Monitor

| • | Guest software should behave on a VM exactly as if it |
|---|---|
| | were running on the, except for |
| | behavior or limitations of |
| | shared by multiple VMs. |
| • | Guest software should not be able to |
| | of real system resources directly. |
| • | At least processor modes, and |
| • | A subset of instructions available only in |
| | mode, all system must be |
| | controllable only via these instructions. |



5.7 Virtual Memory

| • | The | _ can act as a | for the | storage |
|---|-------------------|------------------|----------------|----------------|
| • | Historically, two | motivations for | virtual memor | y |
| | | | | |
| | - | | | |
| • | Virtual memory | implements the | | of a program's |
| | address space t | o | · | |
| • | This translation | process enforce | S | of a |
| | program's addr | ess space from o | ther programs. | |




5.7 Virtual Memory Terminology

- A virtual memory ______ is called a _____.
- A virtual memory _____ is called a _____

•


- Each _____ address is translated to a _____ address.
- This process is called ______.





5.7 Virtual Memory Facts

A virtual _____ is broken into a virtual ____ and a ____ and a ____.



- A page fault takes _____ of cycles to process
 - Pages should be _____ enough to _____ the high access time,
 though _____ systems are going smaller.
 - _____ placement of pages is _____.
 - Page faults can be handled in ______.
 - Virtual memory uses ______.




5.7 Virtual Memory Mapping

- Pages are _____ by using a _____ that ____ memory.
- Each _____ has its own

_____•


- The _____ register points
 to the _____ of the ____
- A _____ table is too _____,_____ page tables are used.
- The _____ of a _____ consists
 of the _____ , _____,
 and _____.





5.7 Page Faults

- The _____ manages page replacement.
- The _____ usually creates the ____ for all of the pages of a process when it creates the process, this space is called ____ __
 - A data structure records where
 ____ is stored on disk.
 Another data structure tracks
 which ____ and which
 ____ use each ____.
 ____.
 - On a page fault, the
 - ____ page is evicted.
 - Consider 10, 12, 9, 7, 11, 10, then 8






miss rate:

5.7 Making Address Translation Fast: The TLB

| With virtual memory, you nee | ed memory accesses, one extra for the |
|---|---|
| Add a to keep | |
| track of translations. | TLB |
| It's called a | Virtual page Physical page number Valid Dirty Ref Tag address |
| (TLB). | 1 0 1 Physical memory |
| A TLB may or may | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 |
| not be a | 101 |
| TLB characteristics | Page table Physical page Valid Dirty Ref or disk address |
| size: | 1 1 1 • |
| block size: | 1 0 0 • Disk storage |
| hit time: | 1 0 1 |
| miss penalty: | 0 0 0 0 |




5.7 The Intrinsity FastMATH TLB





5.7 Processing a read or write-through





5.4 Overall Operation of a Memory Hierarchy

| | Page | | |
|------|-------|-------|--|
| TLB | Table | Cache | Possible? If so, under what circumstance? |
| miss | miss | miss | TLB misses and is followed by a page fault; after retry, data must miss in cache |
| miss | miss | hit | Impossible: data cannot be allowed in cache if the page is not in memory |
| miss | hit | miss | TLB misses, but entry found in page table; after retry, data misses in cache |
| miss | hit | hit | TLB misses, but entry found in page table; after retry, data is found in cache |
| hit | miss | miss | Impossible: data cannot be allowed in cache if the page is not in memory |
| hit | miss | hit | Impossible: data cannot be allowed in cache if the page is not in memory |
| hit | hit | miss | Possible, though the page table is never really checked if TLB hits |



5.7 Implementing Protection with Virtual Memory

| • | Hardware | Must | Provide |
|---|---------------------|--------|---------|
| | I I G I G V V G I C | IVIGSC | IIOVIAC |

| At least true as a least | riac | |
|--|---------------|----------------------------|
| At least two modes | | |
| • | | |
| • | | |
| Provide a portion of | the | that a user process can |
| but not | | |
| • | | |
| Provide mechanisms modes | s whereby the | processor can move between |
| • | | _ |
| • | | |
| oftware Can Help | | |
| Place the | in the | address space of the |
| | | |



5.7 Summary

| • | Pages are made to take advantage of |
|---|--|
| | locality and reduce the rate. |
| • | The mapping between virtual addresses and physical |
| | addresses, which is implemented in a, is made |
| | so that a virtual page can be placed |
| | in main memory. |
| • | Theuses techniques, such as LRU and a |
| | reference bit, to choose which pages to |




5.8 Where can a Block be Placed?

A _____ of Associativities is possible

Advantage: _____ associativity _____ miss rates.

Disadvantage: Increasing ______ increases ____ and

____.





5.8 How is a Block Found?

- Cache
 - Small degrees of associativity are used because <u>large</u> degrees are <u>expensive</u>
- Virtual Memory
 - Full associativity makes sense because
 - Misses are <u>very</u> <u>expensive</u>
 - <u>Software</u> can implement <u>sophisticated</u> replacement schemes
 - Full map can be easily <u>indexed</u>
 - <u>Large</u> items means small number of <u>mappings</u>



5.8 Replace Which Block on a Cache Miss?

Cache

Virtual Memory

_



5.8 What Happens on a Write?

- Caches write-back is the _____ of the ____
- Virtual memory _____ uses write-back




5.8 The Three Cs

- Cache misses occur in three categories:
 - Compulsory misses -
 - Capacity misses -
 - Conflict misses -

| • | The | in designing | g memory hiera | irchies is that every |
|---|-----|----------------|----------------|-----------------------|
| | tha | at | improves the _ | rate can also |
| | | affect overall | performance. | |



5.9 Finite State Cache Controller





5.10 Cache Coherence

- Multiple processors commonly _____ an _____
- They may bring _____ into ____ and then write to their ____ copies
- These local copies are likely
 - Different from _____
 - Different from the _____ value
- Example

| Time | Event | CPU A's | CPU B's | Memory |
|------|---------------------|---------|---------|--------|
| step | | cache | cache | |
| 0 | | | | 0 |
| 1 | CPU A reads X | 0 | | 0 |
| 2 | CPU B reads X | 0 | 0 | 0 |
| 3 | CPU A writes 1 to X | 1 | 0 | 1 |



5.10 Snooping

- Every cache has the ______ of the block along with the block
 The caches are all _____ via some _____ mechanism (___ or ____).
 All cache controllers _____ or ____ on the medium to see whether or not they have a _____ of the ____ requested.
 The _____ CPU broadcasts an _____ of the block.
- Example

| CPU activity | Bus activity | CPU A's cache | CPU B's cache | Memory |
|---------------------|------------------|---------------|------------------|--------|
| | | | | 0 |
| CPU A reads X | Cache miss for X | 0 | | 0 |
| CPU B reads X | Cache miss for X | 0 | 0 | 0 |
| CPU A writes 1 to X | Invalidate for X | 1 | | 0 |
| CPU B read X | Cache miss for X | 1 | 1 | 1 |



5.16 Concluding Remarks

- The difficulty of building a memory system to keep pace with faster processors is underscored by the fact that the raw material for main memory, DRAMs, is essentially the same in all computers, fast or slow.
- Multilevel caches facilitate cache optimizations.

| _ | | | | |
|---|------|------|--|--|
| | | | | |
| | | | | |
| | | | | |

Other trends

| _ | | | | | |
|---|------|------|------|------|--|
| | | | | | |
| | | | | | |
| | | | | | |
