

CPE 431/531

**Chapter 2 – Instructions:
Language of the Computer**

Dr. Rhonda Kay Gaede



2.1 Introduction

- The words of a computer's language are called instructions and its vocabulary is called an instruction set architecture.
- Instruction sets are more similar than they are different, however there are two camps:
 - RISC – MIPS, etc
 - CISC – 68000, IA

2.2 Basics of MIPS Arithmetic

- We need arithmetic

add a, b, c

$a \leftarrow b + c$

add b, c

$b \leftarrow b + c$

- From high level

$a = b + c + d + e;$

- Fixing the number of operands keeps the hardware simple.

- Design Principle 1: Simplicity favors regularity

add a, b, c
add a, a, d
add a, a, e

$I = 3$
no extra storage

add a, b, c
add f, d, e
add a, a, f
 $I = 3$
extra storage

add c, d, e
add a, b, c

2.2 Compiling C into MIPS

Compilation is the process of creating MIPS assembly language from a high level language.

Examples:

(1) `a = b + c;`

(2) `d = a - e;`

(3) `f = (g + h) - (i + j);`

(1) `add a, b, c`
(2) `sub d, a, e`


(3) `add $t0, g, h`
`add $t1, i, j`
`sub f, $t0, $t1`

`add f, g, h`
`sub f, f, i`
`sub f, f, j`


$$2^{10} = 1024$$

2.3 MIPS Basics

- In high level languages, variables live in memory
- In MIPS assembly, operands live only in registers
- Data transfer instructions move variables from memory/registers to registers/memory.
- MIPS has 32 registers and an address space of 2^{32} memory bytes.
- Design Principle 2: Smaller is faster.



Decoding takes longer when the number
 of registers increases.
 More registers means that instruction
 fields must be larger.



2.2 Compiling C into MIPS (Registers)

Reconsider

$$f = (g + h) - (i + j);$$

*\$s0 -
save
registers*

The variables **f**, **g**, **h**, **i**, and **j** are assigned to registers **\$s0**, **\$s1**, **\$s2**, **\$s3**, and **\$s4**, respectively.

*add \$s0, \$s1, \$s2
sub \$s0, \$s0, \$s3
sub \$s0, \$s0, \$s4*

*\$t0 -
temporary
registers*

- Data transfer instructions

register \leftarrow memory

memory \leftarrow register

- Compiling an Assignment When an Operand is in Memory

The compiler has associated g with **\$s1** and h with **\$s2** and A is an array of 100 words, base pointer **\$s3**

1w #t0, 8(#s3)

$\text{add } \underset{g}{\#s1}, \underset{h}{\#s2}, \underset{A[8]}{\#t0} \leftarrow \text{Mem}[\underset{x4}{\#s3+8}]$

- Hardware/Software Interface

- A compiler translates, associates variables with registers, allocates memory to data structures.

2.3 Memory Operands: Second Pass

- Bytes/Words
 - 32-bit words consist of 4 8-bit bytes
 - Computers are bigendian or little endian depending on whether the first byte is most or least significant
 - MIPS is byte addressable
- Compiling Using Load and Store

h is associated with $\$s2$ and the base address of A is in $\$s3$

$A[12] = h + A[8];$

```
lw  $t0, 32($s3)
add $t0, $t0, $s2
sw  $t0, 48($s3)
```

$\$t0 \leftarrow A[8]$

- . Hardware/Software Interface
 - The compiler keeps frequently used items in registers, spills other variables to memory.

2.3 Constant or Immediate Operands

- More than half of the MIPS arithmetic instructions have a constant as an operand when running the SPEC CPU 2006 benchmarks.
- With the instructions we've seen so far, constants must be put in memory when the program was loaded and then we would have to load them into a register to use.
- The alternative is to add a different kind of instruction.
`addi $s3, $s3, 4`
- Design Principle 3: Make the common case fast.

`addi a, b, 4`

2.4 Signed and Unsigned Numbers

- Unsigned

$$1011_2 = B, 11 \quad 1 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 1 \times 2^0$$

Range for n bits: $0 - 2^n - 1$

- Signed

$$1011_2 = -1 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 1 \times 2^0 = -5$$

Range for n bits: $-2^{n-1} - +2^{n-1} - 1$

- Finding the 2's complement

10

$$\begin{array}{r} 00001010 \\ 11110110 \\ \hline 00101000 \end{array} \quad 1111 \ 0101 + 0000 \ 0001 \quad 1111 \ 0110$$

- Sign Extension

$$\begin{array}{r} 00001010 \\ 10110111 \end{array} \quad \begin{array}{r} 0000 \ 0000 \\ 1111 \ 1111 \end{array} \quad \begin{array}{r} 0000 \ 1010 \\ 10 \ 11 \ 0111 \end{array}$$

$$\begin{array}{r} 0009 \\ 2699 \\ \hline \end{array}$$

2.5 R-type Instruction Format

- Translating a MIPS assembly instruction into a machine instruction:

add \$t0, \$s1, \$s2 (R-type)


Op(6)	rs(5)	rt(5)	rd(5)	shamt(5)	funct(6)
0	17	18	8	0	32
000000	10001	10010	01000	00000	10 0000
0x02324020					

- MIPS Fields


op: opcode
 rd: register destination
 rs: first register source
 rt: second register source/destination register for lw
 shamt: shift amount
 funct: function code

2.5 I-Type Instruction Format

- One size doesn't fit all. `lw` and `sw` have different requirements than `add`.
- Design Principle 4: Good design demands good compromises.



- For data transfer, address offset is limited to $\pm 2^5$ bytes
 $\pm 2^{13}$ words
- Another Translation Example: `A[300] = h + A[300];`



2.5 Instructions for Making Decisions

- Two conditional ones for now:

```
beq register1, register2, L1
```

if (register1 == register2) then
 $PC \leftarrow PC + 4 + L1 * 4$
else
 $PC \leftarrow PC + 4$

```
bne register1, register2, L1
```

neq case

```
if (i == j)
    f = g + h;
else
    f = g - h;
```

(1) beq \$s3, \$s4, Then
(2) sub \$s0, \$s1, \$s2
(3) j Exit

next
Then: add \$s0, \$s1, \$s2
(4) Exit: next

neq case

(1) bne \$s3, \$s4, Else
add \$s0, \$s1, \$s2
j Exit

Else: sub \$s0, \$s1, \$s2
(2) Exit: next

2.7 Adding less than or greater than

- Less than is useful, i.e., for (i = 0; i < 10; i++)

```
slti $t0, $s1, 10
```

if (\$s1 < 10) then

\$t0 ← 1

else

\$t0 ← 0

```
bne $t0, $zero, offset
```

register that always is = 0

```
slt $t0, $s0, $s1
```

```
bne $t0, $zero, offset
```

if (\$s0 < \$s1) then

\$t0 ← 1

else

\$t0 ← 0

a < b
b > a

2.7 Compiling a while loop

Consider

```

while (save[i] == k)
    i++;
  
```

where i is associated with $\$s3$ and k with $\$s5$ and the base of array $save$ is $\$s6$.

```

Loop:  sll  $t1, $s3, 2           shift left
        add $t1, $t1, $s6        logical
        lw  $t0, 0($t1)          $t0 ← save[i]
        bne $t0, $s5, Exit
        addi $s3, $s3, 1         i++
        j   Loop
Exit:
  
```

2.8 Supporting Procedures in Computer Hardware

- Steps involved in calling a procedure (function)
 - 1) Make parameters available to the called procedure
 - 2) Transfer control to the procedure
 - 3) Acquire the needed space for the procedure.
 - 4) Perform the desired task
 - 5) Make result available to the calling procedure
 - 6) Transfer control back to calling procedure
- Support comes in registers and instructions
 - Registers
 - \$a0-\$a3 – used to pass parameters in
 - \$v0-\$v1 – used for return values
 - \$ra return address
 - Instructions
 - jal, $\#ra \leftarrow PC + 4, \quad PC \leftarrow \text{Procedure Address}$
 - jr $PC \leftarrow \#ra$

2.8 Compiling a Leaf Procedure

```

int leaf_example (int g, int h, int i, int j), int k)
{
    int f;
    f = (g + h) - (i + j);
    return(f);
}
  
```


```

leaf_example:  sub    $sp, $sp, 12 8
               sw     $t1, 8($sp)
               sw     $t0, 4($sp)
               sw     $s0, 0($sp)
               add    $t0, $a0, $a1
               add    $t1, $a2, $a3
               sub    $s0, $t0, $t1
               add    $v0, $s0, $zero
               lw     $s0, 0($sp)
               lw     $t0, 4($sp)
               lw     $t1, 8($sp)
               add    $sp, $sp, 12 8
               jr     $ra
  
```

*same
as move* →

\$t0 ← g + h
\$t1 ← i + j
\$s0 ← \$t0 - \$t1

2.8 Leaf Example Stack



- In the previous example, what happens if we change the procedure to have one more argument? _Spill them to the stack_

2.8 Nested Procedures

- Calling Procedure
 - Pushes its argument registers onto the stack so it can put arguments there for the callee
 - Pushes any temporary registers it needs after the call onto the stack
 - Pushes **\$ra** onto the stack
- Called Procedure
 - Pushes saved registers it plans to use onto the stack

2.8 Nested Procedure Compilation

? caller

```
int fact (int n)
{
    if (n < 1) return (1);
    else return (n*fact(n-1));
}
```

$n=3$
 $ac \leftarrow 3$

PC

200	200
204	204
208	208
212	212
216	216
232	220
236	224
200	228
204	240
208	244
212	248
216	252
232	256
236	240
200	244
204	248
208	252
212	256
216	240
232	244
236	248
200	252
204	256
208	240
212	244
216	248
232	252
236	256

200	fact:	addi	\$sp, \$sp, -8
204		sw	\$ra, 4(\$sp)
208		sw	\$a0, 0(\$sp)
212		slti	\$t0, \$a0, 1
216		beq	\$t0, \$zero, L1
220		addi	\$v0, \$zero, 1
224		addi	\$sp, \$sp, 8
228		jr	\$ra
232	L1:	addi	\$a0, \$a0, -1
236		jal	fact
240		lw	\$a0, 0(\$sp)
244		lw	\$ra, 4(\$sp)
248		addi	\$sp, \$sp, 8
252		mul	\$v0, \$a0, \$v0
256		jr	\$ra

preparing for call

$ac < 1$?

clean up

$ac \leftarrow 1$

$\#v0 \leftarrow 1$

$ac \leftarrow 1$

$ra \leftarrow 240$

$v0 \leftarrow 1$

$ac \leftarrow 2$

$ra \leftarrow 240$

$v0 \leftarrow 2$


$ac \leftarrow 3$

$ra \leftarrow ?$

$v0 \leftarrow 6$

2.8 More About the Stack

- Allocating Space for Automatic Variables
 - In addition to storing saved registers, the stack holds local variables that don't fit into registers, e.g., arrays, structs.
 - Saved registers + Local Variables = Procedure Frame




2.8 The Heap

- Space is needed for static variables and dynamic data structures
 - Space is reserved and freed on the heap using explicit system calls.

- Register Usage

\$zero	0
\$v0-\$v1	2-3
\$a0-\$a3	4-7
\$t0-\$t7	8-15
\$s0-\$s7	16-23
\$t8-\$t9	24-25
\$gp	28
\$sp	29
\$fp	30
\$ra	31



2.10 32-bit Immediate Operands

- 32-Bit Immediate Operands

- Upper 16 Bits - `lui`
- Lower 16 Bits - `ori`

op rs rt immediate
 6 5 5 16

`lui $t0, 61`

$\$t0 \leftarrow 61 \ll 16$

- Loading `0x003D 0900`

`lui $s0, 61`

`ori $s0, $s0, 2304`

`$s0 0x003D 0000`

`addi`

sign extend

`0x003D F900`

`ori`

003D	0000
FFFF	F900
003D	0000
0000	F900

2.10 32-Bit Addresses

- Addresses in Branches and Jumps

`j 10000`

`bne $s0, $s1, Exit`

j
opcode
6
address
26
 $PC \leftarrow \text{address} \ll 2$

- Elaboration: For jumps, we give only 28 bits, from whence springeth the other 4?

$PC + 4$

bneq \$s1, \$s2, L1

- Branching Far Away

jr \$s0
 $PC \leftarrow \$s0$

bne \$s0, \$s1, L2
j
L1
L2:

2.11 Parallelism and Instructions: Synchronization

- Cooperation between tasks usually means some tasks are writing new values that others must read
- In computing, synchronization mechanisms are typically built with user-level software routines that rely on hardware-supplied synchronization instructions
- One hardware primitive will both read from and write to a location in one atomic operation
- The other approach is to have a pair of instructions in which the second instruction returns a value showing whether the pair of instructions was executed as if the pair were atomic
- MIPS has load linked, ll, and store conditional, sc

2.11 Code Sequence for Atomic Exchange

```
again: addi $t0,$zero,1      ;copy locked value
      ll    $t1,0($s1)      ;load linked
      sc    $t0,0($s1)      ;store conditional
      beq   $t0,$zero,again ;branch if store fails
      add   $s4,$zero,$t1   ;put load value in $s4
```

1 locked
0 unlocked



This
can
change
#t0

```
#t0 ← 1
#t1 ← Mem[#s1+0]
Mem[#s1+0] ← 1 (#t0)
If Mem[#s1+0] hasn't changed
else
#t0 ← 0
```

try
throw
catch

SC

2.12 Translating and Starting a Program



2.20 Fallacies and Pitfalls

- Fallacy: More powerful instructions mean higher performance.
- Fallacy: Write in assembly language to obtain the highest performance.
- Fallacy: The importance of commercial binary compatibility means successful instruction sets don't change.
- Pitfall: Forgetting that sequential word addresses in machines with byte addressing do not differ by one.
- Pitfall: Using a pointer to an automatic variable outside its defining procedure.