


Gillian Kearney

Lab Report 6


ECE 2031 L09

3 March 2022




State: Arev Bin

Input	Next State
S3	Start Arev
S4	Bin
S3 S4	Ain Rev




State: Arev Bin Rev

Input	Next State
S2	Start Arev Brev
S4	Bin Rev
S2 S4	Ain Rev Brev




State: Start Arev

Input	Next State
S4	Ain Rev
S2	Arev Bin
S4 S2	Ain Rev Bin




State: Ain Rev

Input	Next State
S1	Start Arev
S2	Ain Brev
S1 S2	Arev Bin



State: Start Arev Brev


Input	Next State
S4	Ain Rev Brev
S3	Arev Bin Rev
S4S3	Bin Rev



State: Arev Bin Rev

Input	Next State
S2	Start Arev Brev
S4	Bin Rev
S2S4	Ain Rev Brev

↓ B →




State: Ain Rev Brev

Input	Next State
S1	Start Arev Brev
S3	Ain Rev
S1S3	Arev Bin Rev

A





Brev



State:

Input	Next State






**Figure 1.** Series of worksheets that outline the states of two trains along a rail. Note: rails assume straight unless colored differently.



Outputs	States							
	start	Ain	AinBrev	Bin	StartBrev	BinRev	StartArevBrev	AinArevBrev
Sw1	0	0	0	1	0	1	0	0
Sw2	0	0	0	1	0	1	0	0
Sw3	0	→						
Sw4	↓							
DA[1..0]	01	01	01	01	01	01	10	10
DB[1..0]	01	01	10	01	10	10	10	10

Outputs	States							
	ArevBinRev	ArevBin	startArev	AinRev				
Sw1	1	1	0	0				
Sw2	1	1	0	0				
Sw3	0	→						
Sw4	↓							
DA[1..0]	10	10	10	10				
DB[1..0]	10	01	01	01				

**Table 1.** Table that outlines the possible states of a state machine and the outputs defined for each outlined state.



**Figure 2.** State machine diagram that outlines each state, the transition to the next state and the outputs that are activated upon entry into the state.

## APPENDIX A

### VHDL CODE IMPLEMENTING MOORE STATE MACHINE



```

-- TrainController.vhd
-- Four-State Moore State Machine
-- Gillian Kearney
-- ECE 2031 L09
-- 3/3/2022

-- State machine to control trains
-- This template implements the same general path as the example
-- covered in lecture, but does not "release" trains from their
-- stopped state until the other train is completely clear of the
-- relevant sensor. This is to account for long trains, but that
-- does not affect your assignment this semester.
--

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.all;
USE IEEE.STD_LOGIC_ARITH.all;
USE IEEE.STD_LOGIC_UNSIGNED.all;

ENTITY TrainController IS
    PORT(
        reset, clock, sensor1, sensor2      : IN std_logic;
        sensor3, sensor4, sensor5, sensor6   : IN std_logic;
        switch1, switch2, switch3, switch4   : OUT std_logic;
        dirA, dirB                           : OUT
        std_logic_vector(1 DOWNT0 0)
    );
END TrainController;

ARCHITECTURE a OF TrainController IS
    -- Create a new TYPE called STATE_TYPE that is only allowed
    -- to have the values specified here. This
    -- 1) enables using helpful names for values instead of
    --    arbitrary values
    -- 2) ensures that signals of this type can only have valid
    values, and
    -- 3) helps the synthesis software create efficient hardware for
    the design.
    TYPE STATE_TYPE IS (
        Start,
        Ain,
        AinBrev,
        Bin,
        StartBrev,
        BinRev,
        StartArevBrev,

```



```

        WHEN "01" => state <= Start;
        WHEN "10" => state <= AinBrev;
        WHEN "11" => state <= Bin;
        WHEN OTHERS => state <= Ain;
    END CASE;

WHEN AinBrev =>
    CASE Sensor34 IS
        WHEN "00" => state <= AinBrev;
        WHEN "01" => state <= StartBrev;
        WHEN "10" => state <= Ain;
        WHEN "11" => state <= BinRev;
        WHEN OTHERS => state <= AinBrev;
    END CASE;

WHEN Bin =>
    CASE Sensor13 IS
        WHEN "00" => state <= Bin;
        WHEN "01" => state <= Start;
        WHEN "10" => state <= ArevBin;
        WHEN "11" => state <= Ain;
        WHEN OTHERS => state <= Bin;
    END CASE;

WHEN StartBrev =>
    CASE Sensor13 IS
        WHEN "00" => state <= StartBrev;
        WHEN "01" => state <= BinRev;
        WHEN "10" => state <= ArevBin;
        WHEN "11" => state <= Ain;
        WHEN OTHERS => state <= StartBrev;
    END CASE;

WHEN BinRev =>
    CASE Sensor12 IS
        WHEN "00" => state <= BinRev;
        WHEN "01" => state <= StartBrev;
        WHEN "10" => state <= ArevBinRev;
        WHEN "11" => state <= AinBrev;
        WHEN OTHERS => state <= BinRev;
    END CASE;

WHEN StartArevBrev =>
    CASE Sensor34 IS
        WHEN "00" => state <= StartArevBrev;
        WHEN "01" => state <= AinRevBrev;
        WHEN "10" => state <= ArevBinRev;
        WHEN "11" => state <= BinRev;

```

```

        WHEN OTHERS => state <= StartArevBrev;
    END CASE;

    WHEN AinRevBrev =>
        CASE Sensor13 IS
            WHEN "00" => state <= AinRevBrev;
            WHEN "01" => state <= AinRev;
            WHEN "10" => state <= StartArevBrev;
            WHEN "11" => state <= ArevBinRev;
            WHEN OTHERS => state <= AinRevBrev;
        END CASE;

    WHEN ArevBinRev =>
        CASE Sensor24 IS
            WHEN "00" => state <= ArevBinRev;
            WHEN "01" => state <= BinRev;
            WHEN "10" => state <= StartArevBrev;
            WHEN "11" => state <= AinRevBrev;
            WHEN OTHERS => state <= ArevBinRev;
        END CASE;

    WHEN ArevBin =>
        CASE Sensor34 IS
            WHEN "00" => state <= ArevBin;
            WHEN "01" => state <= Bin;
            WHEN "10" => state <= StartArev;
            WHEN "11" => state <= AinRev;
            WHEN OTHERS => state <= ArevBin;
        END CASE;

    WHEN StartArev =>
        CASE Sensor24 IS
            WHEN "00" => state <= StartArev;
            WHEN "01" => state <= AinRev;
            WHEN "10" => state <= ArevBin;
            WHEN "11" => state <= Bin;
            WHEN OTHERS => state <= StartArev;
        END CASE;

    WHEN AinRev =>
        CASE Sensor12 IS
            WHEN "00" => state <= AinRev;
            WHEN "01" => state <= AinBrev;
            WHEN "10" => state <= StartArev;
            WHEN "11" => state <= ArevBin;
            WHEN OTHERS => state <= AinRev;
        END CASE;

```

```

        END CASE;
    END IF;
END PROCESS;

-- Notice that all of the following logic is NOT in a process
-- block,
-- and thus does not depend on any clock.  Everything here is
-- pure combinational
-- logic, and exists in parallel with everything else.

-- Combine bits for the internal signals declared above.
-- ("&" operator is concatenation)
sensor12 <= sensor1 & sensor2;
sensor13 <= sensor1 & sensor3;
sensor24 <= sensor2 & sensor4;
sensor34 <= sensor3 & sensor4;

-- The following outputs depend on the state.  This is a Moore
-- state machine.
WITH state SELECT Switch1 <=
    '0' WHEN Start,
    '0' WHEN Ain,
    '0' WHEN AinBrev,
    '1' WHEN Bin,
    '0' WHEN StartBrev,
    '1' WHEN BinRev,
    '0' WHEN StartArevBrev,
    '0' WHEN AinRevBrev,
    '1' WHEN ArevBinRev,
    '1' WHEN ArevBin,
    '0' WHEN StartArev,
    '0' WHEN AinRev;
WITH state SELECT Switch2 <=
    '0' WHEN Start,
    '0' WHEN Ain,
    '0' WHEN AinBrev,
    '1' WHEN Bin,
    '0' WHEN StartBrev,
    '1' WHEN BinRev,
    '0' WHEN StartArevBrev,
    '0' WHEN AinRevBrev,
    '1' WHEN ArevBinRev,
    '1' WHEN ArevBin,
    '0' WHEN StartArev,
    '0' WHEN AinRev;
WITH state SELECT DirA <=
    "01" WHEN Start,
    "01" WHEN Ain,

```

```

        "01" WHEN AinBrev,
        "01" WHEN Bin,
        "01" WHEN StartBrev,
        "01" WHEN BinRev,
        "10" WHEN StartArevBrev,
        "10" WHEN AinRevBrev,
        "10" WHEN ArevBinRev,
        "10" WHEN ArevBin,
        "10" WHEN StartArev,
        "10" WHEN AinRev;
WITH state SELECT DirB <=
        "01" WHEN Start,
        "01" WHEN Ain,
        "10" WHEN AinBrev,
        "01" WHEN Bin,
        "10" WHEN StartBrev,
        "10" WHEN BinRev,
        "10" WHEN StartArevBrev,
        "10" WHEN AinRevBrev,
        "10" WHEN ArevBinRev,
        "01" WHEN ArevBin,
        "01" WHEN StartArev,
        "01" WHEN AinRev;

-- These outputs happen to be constant values for this solution;
-- they do not depend on the state.
Switch3 <= '0';
Switch4 <= '0';

END a;
```