Custom Processor Architecture

DESIGN AND PRE-SILICON VERIFICATION OF A SIMPLE PROCESSOR TOM DIEDEREN

Revision History

Date	Version	Comments
Aug 2023	0.1	Added high-level hardware and testbench architecture.
Sept 2023	0.3	Hardware and unit testbench architecture definition completed.
Oct 2023	0.5	Hardware RTL written, unit tests completed.
Nov 2023	0.7	Architecture of UVM system level testbench completed.
Dec 2023	0.8	UVM tests completed.
Jan 2024	1.0	Included lessons learned and future improvements.

TABLE OF CONTENTS

List of Figures	4
List of Tables	7
Acronyms	8
Summary	9
1 Requirements & Specifications	10
1.1 Project Outline	10
1.1.1 Project Scope	10
1.1.2 Project Timeline and Budget	10
1.2 CPU	10
1.2.1 Datapath	10
1.2.2 Control Unit	11
1.3 Verification	11
1.3.1 EDA Tooling	12
2 Instruction Set Architecture	12
2.1.1 Registers	12
2.1.2 Instruction Formats	13
2.1.3 Instructions	14
3 Microarchitecture	15
3.1 Top level	15
3.1.1 Datapath	15
3.1.2 Control Unit	20
4 RTL Design	28
4.1 Top Level	28
4.1.1 Datapath	28
4.1.2 Control Unit	38
5 Verification	46
5.1 EDA Tool Automation	46
5.2 Unit tests (Verilog)	46
5.2.1 Datapath	46
5.2.2 Control Unit	65
5.3 System Level Testbench (UVM)	73

	5.3.1	Verification Strategy	73
	5.3.2	Testbench Architecture	75
	5.3.3	Test Results	95
6	Future in	nprovements and lessons learned	97
6	.1 Pote	ential Design Enhancements	97
	6.1.1	HW Improvements	97
	6.1.2	Software/Firmware improvements:	97
6	5.2 Less	ons Learned	98
Ref	erences		99

LIST OF FIGURES

Figure 1 The design contains eight internal, 16-bit, registers	12
Figure 2 16-bit program counter	12
Figure 3 The data RAM	13
Figure 4 Instructions are fetched from ROM	13
Figure 5 Register Instruction Format (R-type)	13
Figure 6 Immediate Instruction Format (I-type)	
Figure 7 Jump / Branch Instruction Format	13
Figure 8 Top Level Overview of the Datapath	16
Figure 9 Detailed Overview of the Datapath	17
Figure 10 Architecture of the Execution Unit	18
Figure 11 Architecture of the register file	19
Figure 12 Architecture of the Control Unit.	21
Figure 13 High-level overview of the Program Counter	22
Figure 14 Simplified State Diagram of the Program Counter	23
Figure 15 High-level overview of the Instruction Memory	24
Figure 16 Datapath overview (as shown in section 3.1.1 on page 15)	26
Figure 17 Instruction Decoder Logic	27
Figure 18 The datapath's top layer as shown previously in Figure 8	28
Figure 19 RTL Implementation of the Datapath's Top Layer	29
Figure 20 Overview of the architecture of the Execution Unit as shown in0 on page 18	30
Figure 21 Top level RTL of the Execution Unit	31
Figure 22 RTL design of the arithmetic part of the execution unit	32
Figure 23 RTL design of the logic part of the Execution Unit	
Figure 24 RTL design of the shifter part of the Execution Unit	33
Figure 25 High level overview of the register file (as shown in section 0)	34
Figure 26 Verilog description of the register file.	35
Figure 27 Verilog description of the register file: output multiplexers	36
Figure 28 Verilog description of a single register.	37
Figure 29 Verilog description of the Control Unit's top layer	39
Figure 30 Simplified State Diagram of the Program Counter	40
Figure 31 Verilog description of the Program Counter: ports, state encoding, and state transitions	41
Figure 32 Verilog description of the Program Counter: Next State Determination	42
Figure 33 Verilog description of the Program Counter: State Outputs	43
Figure 34 Verilog description of the instruction memory holding a sample program	44
Figure 35 The Instruction Decoder as shown in 2.1.2.3 (shown here for easy reference)	45
Figure 36 Verilog description of the instruction decoder	45
Figure 37 The tool automation script automatically applies settings and runs the simulation	46
Figure 38 A test of the datapath top level, loading all registers	47
Figure 39 Top Level Overview of the Datapath	
Figure 40 Verilog code for the datapath's top level testbench (continues below)	48
Figure 41 Verilog code for the datapath's top level testbench (continued)	49
Figure 42 Figure 25 Test of the datapath top level, instruction execution	50

Figure 43 Verilog code for the datapath's top level testbench: instruction execution	50
Figure 44 Top level test bench for the Execution Unit	51
Figure 45 Top level test bench for the Execution Unit (continued)	52
Figure 46 Simulation results for the Execution Unit (waveform)	53
Figure 47 Simulation results for the Execution Unit (text)	53
Figure 48 RTL of the unit test bench for the Arithmetic Unit.	54
Figure 49 RTL of the unit test bench for the Arithmetic Unit (continued)	55
Figure 50 Simulation results for the Arithmetic Unit (waveform)	56
Figure 51 Simulation results for the Arithmetic Unit (text)	56
Figure 52 Simulation results for the Logic Unit (waveform)	57
Figure 53 Simulation results for the Logic Unit (text)	57
Figure 54 Test cases for the logic testbench (Verilog)	58
Figure 55 Simulation results for the shifter (waveform)	59
Figure 56 Simulation results for the shifter (text)	59
Figure 57 Shifter testbench (Verilog)	60
Figure 58 Verilog description of the register file testbench: IO, module instantiation, and monitor	61
Figure 59 Verilog description of the testbench for the register file: test stimuli	62
Figure 60 Test results for the top layer of the Register File (wave)	63
Figure 61 Testbench results for an individual register (wave)	63
Figure 62 Testbench results for an individual register (text)	63
Figure 63 Verilog description of the testbench for a single register	64
Figure 64 Verilog testbench for the Control Unit's top layer	65
Figure 65 Overview of the Control Unit	66
Figure 66 Testbench results of the Control Unit's top layer	66
Figure 67 Testbench results of the Control Unit's top layer (continued)	66
Figure 68 The sample program in the instruction memory	67
Figure 69 Testcases for the Program Counter (Verilog testbench)	68
Figure 70 Simulation results for the Program Counter: part 1	69
Figure 71 Simulation results for the Program Counter: part 2	69
Figure 72 Simulation results for the Instruction Memory.	69
Figure 73 Verilog testbench for the Instruction Memory	70
Figure 74 Simulation results for the Instruction Decoder.	
Figure 75 Testbench for the Instruction Decoder	
Figure 76 System Level Testbench for the CPU	
Figure 77 High-Level Architecture of the UVM Testbench	76
Figure 78 Overview and UML Diagram of the Interface.	
Figure 79 Design of the CPU interface	78
Figure 80 Overview and UML Diagram of the UVM Test	
Figure 81 Source code of the UVM base test	
Figure 82 Source code of the CPU Environment Configuration Class (UVM).	
Figure 83 Source code of the CPU Agent Configuration Class (UVM)	
Figure 84 Overview and UML Diagram of the Environment	
Figure 85 Source code of the CPU environment (UVM)	
Figure 86 Overview and UML Diagram of the Agent.	84

Figure 87 Source code of the CPU agent (UVM)	85
Figure 88 Source code of the CPU Driver (UVM).	86
Figure 89 Source code of the CPU Monitor (UVM)	87
Figure 90 UML Diagrams of the sequence items	88
Figure 910verview and UML Diagram of the Scoreboard	89
Figure 92 Source code for the scoreboard (1/3)	90
Figure 93 Source code of the scoreboard (2/3)	91
Figure 94 Source code of the scoreboard (3/3)	92
Figure 95 Overview and UML Diagram of the Coverage Collector	93
Figure 96 Source code for the coverage collector.	94
Figure 97 Data on the cpu_if during sample program execution	95
Figure 98 Test Results of the UVM base_test	96

LIST OF TABLES

Table 1 Acronyms used in this document	8
Table 2 Instruction Specification of the Design (EU: Execution Unit)	14
Table 3 Top-level Datapath I/O	16
Table 4 I/O Table of the Register File	19
Table 5 I/O Table of the Control Unit	20
Table 6 control bits for each instruction category (X: don't care)	26
Table 7 Logic Formula's for Datapath Control Bits	27
Table 8 Interface Signal Overview	

ACRONYMS

Table 1 Acronyms used in this document.

Acronym	Meaning	Description
ALU	Arithmetic Logic Unit	Digital circuit that can perform arithmetic and logic operations on binary integers.
BCD	Binary Coded Decimal	Number representation format which uses 4 bits per base 10 digit.
DUT	Device Under Test	The design being verified with the testbench.
FPGA	Field Programmable Gate Array	Circuit containing reconfigurable logic which allows for redesigning/updating hardware after point of sale ("in the field").
HDL	Hardware Description Layer	Code in this layer represents hardware (synthesizable)
HVL	Hardware Verification Layer	Code in this layer is used for verification (not synthesizable)
1/0	Input / Output	Direction of Signals
IC	Integrated Circuit	An electronic circuit on a single piece of Si (also informally called "chip")
ООР	Object Oriented Programming	Programming paradigm.
PCB	Printed Circuit Board	Printed Interconnect for electrical components.
Pre-Si	Pre-Silicon	Refers to the timeframe before the actual Silicon, that contains the design, is available.
ROM	Read-Only Memory	A type of memory that cannot be written to.
RTL	Register Transfer Layer	An abstraction layer of digital or mixed signal design.
Si	Silicon	Semiconductor. Element 14 on the periodic table.
TCL	Tool Command Language	Programming Language
UVM	Universal Verification Method	A standardized framework of SW classes enabling more reuse and standardized design verification.

SUMMARY

This project covered the design of a basic, yet fully functional, processor. The goals of this project were:

- Specify the micro-architecture for the processor.
- Design the RTL implementation of this micro-architecture (including implementation in Verilog).
- Design the system-level testbench architecture (using the UVM/SystemVerilog).
- Verify functional behavior pre-Si (simulation).

The project goals were met and resulted in increased (System) Verilog proficiency, greater familiarity with the UVM, as well as enhanced knowledge of computer architecture for the author.

Although the general, high-level, architecture is based on chapter 9 of [1], the detailed, low-level, microarchitecture, RTL design and Verilog implementation, UVM testbench architecture and SystemVerilog implementation are all newly created by the author and are not part of [1] or any other source at the time of writing. The author wrote this complete document without support from a large language model / Al.

Keywords/Skills:

Verilog, SystemVerilog, UVM, Micro-Architecture, Functional Verification, Hardware Design, Logic Design, Python, Simulation, Questa Sim, Project Management.

A note on readability: this document contains links to sections within it. Readability might be enhanced when read electronically.

1 REQUIREMENTS & SPECIFICATIONS

This section contains a basic description of what the design should adhere to as well as some very simple project management information.

1.1 PROJECT OUTLINE

This project is for educational purposes and will not lead to a physical product. The project will create design "IP" which could be implemented in actual Si (e.g., in an FPGA). Doing so would again be mostly educational in nature since the performance of the design is probably not sufficient for commercial applications. Some suggestions that would enhance the performance to a potentially commercially viable level are made in the section on This project was purely educational. The ISA and microarchitecture were kept simple to make the scope manageable and compress the schedule of the project to one to two quarters of evening and weekend work. This section describes several enhancements that would improve the processor's performance as well as lessons learned during this project.

Potential Design Enhancements on page 97.

1.1.1 Project Scope

Only front-end design is in scope, meaning the micro-architecture and RTL design. Pre-Si verification will also be done. However, back end-design such as die size, gate count, power consumption, etc. will not be in scope.

1.1.2 Project Timeline and Budget

The allotted time for the project is 1 to 2 quarters of "after-work" hours (evenings and weekends). The budget is: \$0.

1.2 CPU

The processor contains two main parts: the datapath and the control unit.

1.2.1 Datapath

The datapath contains an execution unit, EU, register file and three busses.

1.2.1.1 The Execution Unit

The EU performs non-signed, integer, arithmetic, bitwise logic operations, and shift operations. A complete list of supported CPU instructions is presented in the section:

Instructions on page 14. The EU will support the following micro-operations:

- Add or Subtract the content of two registers.
- o Increment or decrement the content of a register.
- Shift the content of a register right or left.
- o Bitwise AND
- Bitwise OR
- Bitwise XOR
- Invert (not / 1's complement)
- HW RTL shall be described in Verilog
- 16-bit bus width in Verilog (parameterized for re-use)
- A zero status bit will be provided for arithmetic.
- Only unsigned arithmetic will be supported.

1.2.1.2 Busses

The design contains 3, 16-bit, busses: bus A, bus B, and bus D (whose nomenclature is a remnant of the high-level architecture [1]). Bus A is used for address output to RAM, Data Memory, as well as jump addresses. Bus B is used for data output to RAM. Bus D for data write back to a register file in the datapath.

1.2.2 Control Unit

The control unit contains the Program Counter, Instruction Register, and Instruction Decoder. This processor will have a simple architecture to make the scope and schedule manageable. The design is:

- Non-pipelined
- Scalar
- Has no interrupts
- No power management (on/off only)

1.2.2.1 Instruction memory

The Instruction Memory is asynchronous and read-only to facilitate single cycle execution (fetch, decode, execute). The instruction memory will hold a single sample program that executes all instructions once.

1.3 VERIFICATION

Functional verification will only be done Pre-Si and in two stages:

- 1. At the unit level by using custom testbenches written in Verilog.
- 2. At the system level through a UVM based testbench (SystemVerilog).

Post-Si verification, as well as Formal verification is out of scope for this project. Design and simulation will be down without power aware options (UPF). The HW has just two power states: on and off. No sleep or low power states were implemented.

The verification architecture will re-use some elements of the testbench architecture from one of the author's previous projects: [2].

1.3.1 EDA Tooling

Questa Sim, the free Intel FPGA version, will be used as EDA tool. Synopsis VCS trough edaplayground.com may have some additional functionality although the online user interface is less user-friendly for projects of this size (20+ source / testbench files). Unfortunately, the free Questa Sim version has some serious drawbacks:

- Constraint random transaction input is not supported.
- Cover groups are not supported.
- The number of sequence items per sequence is limited.

For a free version, these limitations make sense as they make the tool unusable for any "actual" verification work. A simple scoreboard will be built to verify the correctness of the CPU instructions. Even-though unsupported in the free version, a functional coverage checker will be built, and the driver sequence items will have randomizable fields to adhere to standard practice.

2 Instruction Set Architecture

To keep the scope, and schedule, of this project manageable, a simple ISA was chosen. It came with the high-level reference architecture that was further developed upon for this project [1].

2.1.1 Registers

The design contains the following 16-bit registers and memory:

- Eight, 16-bit, registers within a register file
- A 16-bit Program Counter
- Data memory, RAM (out of scope due to time limitations and will be simulated)
- Instruction memory, ROM,

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	General Purpose Register														
R/W	R/W														

Figure 1 The design contains eight internal, 16-bit, registers.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Program Counter														
R/W	R/W														

Figure 2 16-bit program counter

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Data Memory (RAM)														
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Figure 3	Figure 3 The data RAM														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						Instruc	ction M	emory	(ROM)						
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Figure 4 Instructions are fetched from ROM.

Since this project involves front-end design only, no capacity limit will be specified for the RAM and ROM.

2.1.2 Instruction Formats

There will only be three instruction formats for this design: register, immediate, and jump / branch.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Opcode					Destination Reg.			Source Reg. A			Source Reg. B				
·				(rd)			(rsA)			(rsB)					

Figure 5 Register Instruction Format (R-type)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Opco	de				Destination Reg.				Reg.	Source Reg. A imm[2:0]					
					(rd)					(rsA)					

Figure 6 Immediate Instruction Format (I-type)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Орсо	de		Address Left				t	Sourc	e Reg.	Α	Addre	ess Rig	ht		
			(AD)			(rsA)			(AD)						

Figure 7 Jump / Branch Instruction Format

To limit the scope, the register file will only contain 8 registers. This is sufficient to demonstrate functionality but most likely inadequate for any practical applications.

2.1.3 Instructions

The architecture supports 18 basic instructions. The 7 MSBs of the op code define the type of instruction. From these 7 bits, the 3 MSBs define the overall type, the 4 LSBs the sub-type.

Table 2 Instruction Specification of the Design (EU: Execution Unit)

Instruction	Opcode	Mnemonic	Туре	Format	Description
Move A	000_0000	MOVA	EU with register(s)	R-type	rd <- rsA
Increment	000_0001	INC	EU with register(s)	I-type	rd <- rsA + 1
Add	000_0010	ADD	EU with register(s)	R-type	rd <- rsA + rsB
Subtract	000_0101	SUB	EU with register(s)	R-type	rd <- rsA - rsB
Decrement	000_0110	DEC	EU with register(s)	I-type	rd <- rsA - 1
AND	000_1000	AND	EU with register(s)	R-type	rd <- rsA ^rsB
OR	000_1001	OR	EU with register(s)	R-type	rd <- rsA v rsB
XOR	000_1010	XOR	EU with register(s)	R-type	rd <- rsA ⊕ rsB
NOT	000_1011	NOT	EU with register(s)	R-type	rd <- rsA
Move B	000_1100	MOVB	EU with register(s)	R-type	rd <- rsB
Shift Right	000_1101	SHR	EU with register(s)	R-type	rd <- shift right rsB
Shift Left	000_1110	SHL	EU with register(s)	R-type	rd <- shift left rsB
Load	001_0000	LD	Mem Read	R-type	rd <- RAM[rsA]
Store	010_0000	ST	Mem Write	R-type	RAM[rsA] <- rsB
Add Immediate	100_0010	ADI	EU with constant	I-type	rd <- rsA + zero fill imm[2:0]
Load Immediate	100_1100	LDI	EU with constant	I-type	rd <- zero fill imm[2:0]
					if rsA == 0: PC <- PC + AD
Branch on Zero	110_0000	BRZ	Branch	Jump/Branch	if rsA != 0: PC < PC + 1
Jump	111_0000	JMP	Jump	Jump/Branch	PC <- rsA

3 MICROARCHITECTURE

This chapter describes the micro-architecture of the processor. A rough, high-level, version can be found in: [1]. As part of this project, this high-level version was further elaborated into a complete, low-level, version ready for RTL implementation which is described in the next chapter.

3.1 TOP LEVEL

The top-level microarchitecture can be divided in two main parts: the datapath and control unit.

3.1.1 Datapath

The datapath contains a register file, with eight, 16-bit, register that can be read and written to, and an execution unit that can perform unsigned arithmetic, logic operations, and shift operations. The register file and execution unit are connected by 2 busses. Bus A is used for addresses and is connected to the Program Counter. Bus B is used for data and connected to external RAM.

The register file contains inputs that select 2 source registers, source register A, rsA, and source register B, rsB. The result of an operation will be written back to the destination register: rd. A register write enable, regWrite, signal enables writing to the register file.

The design contains two multiplexers, Mux B and Mux D, whose nomenclature is a remnant of the high-level architecture [1]. Mux B enables load and store immediate instructions, and mux D enables load (from RAM) instructions.




Figure 8 Top Level Overview of the Datapath

Table 3 Top-level Datapath I/O

Signal Label	Full Name	1/0	Explanation
regWrite	Register Write	1	High enables writing to registers
rsA[2:0]	Register, source, A	1	Register that holds operand for the EU
rsB[2:0]	Register, source, B	1	Register that holds operand for the EU
Rd [2:0]	Register, destination	1	Register in which EU op result will be stored
Constant_in[2:0]		1	Used for Add Immediate instruction
MB	Multiplexer (MUX) B	I	Selects Mux B input: const_in or reg_file Out
MD	MUX D	1	Selects Mux D input: EU out or data_in
Op_select [3:0]	Operation Select	1	Selects which operation the EU performs
Data_in[15:0]		1	Input from RAM
clk	Clock	1	Main clock signal
Address_out[15:0]		0	Connected to Bus A. Used for Jumps, RAM Wr.
Data_out[15:0]		0	Output to RAM
zero		0	ALU Status Bit (not used in this design)




Figure 9 Detailed Overview of the Datapath

3.1.1.1 Execution Unit (EU)

The execution unit performs arithmetic on unsigned binary input, as well as execute logic and shift operations. An input called op_select specifies which operation is to be performed. 0xxx is the op_select value for arithmetic, 10xx is used for logic operations, and 11xx for shifts. These values match instruction bits [12:9] as can be seen in Table 2 on page 14. The EU does have a zero-status bit although it is not used in this design.




Figure 10 Architecture of the Execution Unit


Signal Label	Full Name	1/0	Explanation
op_select [3:0]	Operation Select	1	Selects which operation the EU performs
A[15:0]	Input A	1	Operand for the EU from the Register File (Bus A).
B[15:0]	Input B	1	Operand for the EU from the Register File (Bus B).
D [15:0]	Output D	0	Output. Connected to MUX D
zero		0	ALU Status Bit (not used in this design)

3.1.1.2 Register File

The register file contains 8, 16-bit, registers that can be written to and read from. An input called RegWrite enables write operations. The register file is connected to two output busses. Bus A is used for address output. Bus B is used for data output.

Table 4 I/O Table of the Register File.

Signal Label	Full Name	1/0	Explanation
regWrite	Register Write	1	High enables writing to registers
rsA[2:0]	Register, source, A	1	Register that holds operand for the EU
rsB[2:0]	Register, source, B	1	Register that holds operand for the EU
Rd [2:0]	Register, destination	1	Register in which EU op result will be stored
clk	Clock	1	Main clock signal
Bus A [15:0]		0	Connected to Bus A. Used for Jumps, RAM Wr.
Bus D [15:0]		0	Output to RAM



 ${\it Figure~11~Architecture~of~the~register~file}$

3.1.2 Control Unit

The control unit contains the program counter, instruction memory, and instruction decoder. It sends signals to the datapath based on the instruction to be executed.

Table 5 I/O Table of the Control Unit

Signal Label	Full Name	1/0	Explanation
regWrite	Register Write	1	High enables writing to registers
rsA [2:0]	Register, source, A	1	Register that holds operand for the EU
rsB [2:0]	Register, source, B	1	Register that holds operand for the EU
Rd [2:0]	Register, destination	1	Register in which EU op result will be stored
Constant_in[2:0]		1	Used for Add Immediate instruction
MB	Multiplexer (MUX) B	1	Selects Mux B input: const_in or reg_file Out
MD	MUX D	1	Selects Mux D input: EU out or data_in
Op_select [3:0]	Operation Select	1	Selects which operation the EU performs
clk	Clock	I	Main clock signal
Address_out[15:0]		0	Connected to Bus A. Used for Jumps, RAM Wr.
Data_out[15:0]		0	Output to RAM
zero		0	ALU Status Bit (not used in this design)




Figure 12 Architecture of the Control Unit.

3.1.2.1 Program Counter

The Program Counter provides an address to the instruction memory to determine which instruction is fetched next. It operates sequentially under normal operation but has the option to perform branch or jump instructions based on the inputs. Bits 8:6 and 2:0 of the instruction can provide an address offset for the branch instruction. The datapath's address out, or dp_address_out, is equal to bus_A.

Signal Label	Full Name	1/0	Explanation
address_out[15:0]		0	Connected to Bus A. Used for Jumps, RAM Wr.
Reset		Ι	Resets the program counter to address 0.
clk	Clock	Ι	Main clock signal
Address_Offset			Used for branch instructions.
PL	PC Load Enable	1	Enables offset value loading to the PC
JB	Jump Branch	I	Selects between: Jump (high) or Branch (low).
Instr_Addres [15:0]	Instruction Address	0	Instruction Address for the Instruction Memory




Figure 13 High-level overview of the Program Counter




Figure 14 Simplified State Diagram of the Program Counter

A simplified overview of the Program Counter's state diagram is shown in Figure 14. There are 4 main states:

- Reset: output address is all zeroes
- Increment: output address is previous address + 1.
- Branch: output address is previous address + offset value (provided in instruction bits as input to the Program Counter)
- Jump: output address is value of bus A (provided as input to the Program Counter)

Transition conditions are shown in the state diagram. A Moore implementation will be constructed for stability purposes.

Design option 1: dual states to increment, branch, and jump.

To keep incrementing, branching, or even jumping if ever required, in consecutive clock cycles, the actual FSM will have to toggle between two similar states when input signals stay constant. For example, when in the increment state, if reset and PL stay low, the FSM will transition to a second increment state and increment the output again. If reset and PL are still low the next clock cycle, the FSM will transition back to the first state and increment the output once more. A similar approach will be taken for the branch and jump states. Reset has only one state because the output remains constant (0x0000).

Design option 2: separate the FSM and address counter.

If the number of states has to be minimized, a counter with parallel load functionality could be implemented and the FSM would simply provide control signals - i.e. reset, increment, jump, or branch – for that counter. The state diagram would then match the simplified version shown above.

Taking into account implementation considerations such as the number of flops, power consumption, die size, etc. would probably lead to picking option 2. However, because back-end constraints are not in scope for this project, as described in 1.1, the first option with dual states was chosen for simplicity.

3.1.2.2 Instruction Memory

As part of the effort to keep the scope manageable, the instruction memory will be combinational to facilitate single cycle execution of fetch, decode, and execute. The instruction memory has a 16-bit address bus and contains 16-bit instructions which are formatted as described in section 2.1.2 on Instruction Formats.




Figure 15 High-level overview of the Instruction Memory.

3.1.2.3 Instruction Decoder

As can be seen in the instruction overview in Table 2 on page 14, there are 6 major instruction types:

- 1. Using the Execution Unit and register(s)
- 2. Memory Read
- 3. Memory Write
- 4. EU with constant
- 5. Branch on Zero
- 6. Jump

Each one is referenced by 4 bits: the 3 highest MSBs and the LSB of the opcode part of the instruction: bit 9. The value of the control bits for the datapath can be deduced by comparing the instruction description in Table 2, on page 8, to the datapath overview in Figure 9 on page 17.

For example: for adding the contents of two registers, the major type is execution unit (EU) with registers. Looking at overview in Figure 9 on page 17, repeated below for reference, it can be seen that Mux B, MB, needs to be set to register input: 0. Mux D, MD, needs to be set to EU output: 0. Register Write, RW, needs to be set to 1 to allow storage of the result in the register file. Memory write, MW, is not applicable for this instruction type so the value needs to be 0. PC Load Enable, PL, needs to be zero since this is not a jump or branch. Lastly, Jump/nBranch, JB is of condition: don't care (X).

The values for other instructions can be deduced similarly. The result for other instruction types is shown in Table 6.




Figure 16 Datapath overview (as shown in section 3.1.1 on page 15).

Table 6 control bits for each instruction category (X: don't care)

	Instruction bits				Control bits						
Туре	15	14	13	9	МВ	MD	RW	MW	PL	JB	ВС
EU with register(s)	0	0	0	Х	0	0	1	0	0	Χ	Х
Mem Read	0	0	1	Х	0	1	1	0	0	Χ	Χ
Mem Write	0	1	0	Х	0	Х	0	1	0	Χ	Х
EU with constant	1	0	0	Х	1	0	1	0	0	Χ	Х
Branch on Zero	1	1	0	0	Х	Х	0	0	1	0	0
Jump	1	1	1	Х	Х	Х	0	0	1	1	Χ

Simplifying the logic of Table 6 leads to the logic for each control bit as shown below.

Table 7 Logic Formula's for Datapath Control Bits

Control Bit	Full Name	Function	Logic (instruction bits)
MB	Multiplexer (Mux) B	Mux B Selection bit	15
	Register Write	Enables register write	
RW			14
MD	Mux D	Mux D selection bit	13
MW	Memory Write	Enable write to data	
		RAM	15 and 14
Op_Select [3:0]	Operation Select	Selects op for execution	
3:		unit:	12
2:		0xxx for arithmetic	11
1:		10xx for logic	10
0:		11xx for shifts	9 and 15
PL	PC Load Enable	Enables address loading	15 AND 14
JB	Jump Branch	Jump (1) or Branch (0)	13
ВС	Branch Condition (not used)	N/A	9
Rd[2:0]	Register, destination	Holds output of EU op	[8:6]
rsA[2:0]	Register, source, A	Holds EU operand A	[5:3]
rsB[2:0]	Register, source, B	Holds EU operand B	[2:0]

A graphical representation of the decoder is shown below. Instruction bits are shown up top and control bits, which connect to the datapath, are shown at the bottom.




Figure 17 Instruction Decoder Logic

4 RTL DESIGN

This chapter provides the Verilog implementation of the micro-architecture that was described in the previous chapter. Unit testbenches in Verilog that check initial functionality are described in the next chapter.

4.1 TOP LEVEL

The top level of the design holds the datapath and control unit.

4.1.1 Datapath

//The datapath's most important modules are the the Execution Unit and Register file. A graphical representation of the top layer as well as its RTL implementation are shown below.




Figure 18 The datapath's top layer as shown previously in Figure 8.

```
Title: Datapath top layer, part of Rudimentary Processor Design Project
     Summary: The datapath contains a register file and execution unit. Based on certain control values, provided by the control unit, micro-operations are performed and stored back in the register file the next clock cycle.
      module dp_top #(parameter BUS_WIDTH=16)(input regWrite //RW
              , input [2:0] rsB
             , input [2:0] rd
             , input [2:0] constant_in
             , input [3:0] op_select
             , input [BUS_WIDTH-1:0] data_in
             , output [BUS_WIDTH-1:0] address_out
             , output [BUS_WIDTH-1:0] data_out
             , output zero
              , output [BUS_WIDTH-1:0] tdo_bus_D
                                         tdo_zero
                                                             //Test Data Out (to testbench)
          //Declarations of internal connections (naming convention: from_to)
          wire [BUS_WIDTH-1:0] rf_EU_A;
          wire [BUS_WIDTH-1:0] rf_MB;
          wire [BUS_WIDTH-1:0] MB_EU_B;
         wire [BUS_WIDTH-1:0] EU_out;
         wire [BUS_WIDTH-1:0] bus_D;
          rf_reg_top #(.BUS_WIDTH(16)) rf_reg0 (.regWrite(regWrite)
             , .D(bus_D)
              , .rd(rd)
              , .rsA(rsA)
              , .rsB(rsB)
              , .A(rf_EU_A)
              , .B(rf_MB)
46
          //Module Instantiation of the Execution Unit (ALU + Shifter)
          eu_top #(.BUS_WIDTH(16)) eu0 (.op_select(op_select)
             , .A(rf_EU_A)
              , .B(MB_EU_B)
              , .data_out(EU_out)
              , .zero(zero)
          //Internal connections (naming convention: from_to)
          assign MB_EU_B = MB? {13'b0_0000_0000_0000, constant_in} : rf_MB; //Mux B
          assign bus_D = MD? data_in : EU_out; //Mux D
          assign address_out = rf_EU_A;
          assign data_out = MB_EU_B;
          assign tdo_bus_D = bus_D;
62
          assign tdo_zero = zero;
      endmodule: dp_top
```

Figure 19 RTL Implementation of the Datapath's Top Layer.

4.1.1.1 Execution Unit

The RTL for the Execution unit can be divided into an Arithmetic, Logic, and Shifter section as was shown in section the section about the Execution Unit (EU)on page 18. An overview is shown again below for reference.




Figure 20 Overview of the architecture of the Execution Unit as shown in 0 on page 18 $\,$

The top level RTL is shown first, followed by the RTL of each individual block. The top level instantiates each of the 3 units and connects them together as shown above.

```
Author: Tom Diederen
module eu_top#(parameter BUS_WIDTH)(input [3:0] op_select
   , input [BUS_WIDTH-1:0] A
   , input [BUS_WIDTH-1:0] B
   , output [BUS_WIDTH-1:0] data_out
   , output zero
    wire [BUS_WIDTH-1:0] arithm_res, logic_res, shifter_res;
   eu_arithmetic #(.BUS_WIDTH(16)) arithm (.A(A)
         , .op_select(op_select)
           , .data_out(arithm_res)
           , .zero(zero)
   eu_logic #(.BUS_WIDTH(16)) logic_unit (.A(A)
       , .op_select(op_select)
       , .data_out(logic_res)
   eu_shifter #(.BUS_WIDTH(16)) shifter (.B(B)
     , .op_select(op_select)
       , .data_out(shifter_res)
    assign data_out = op_select[3]? (op_select[2] ? shifter_res : logic_res) : (arithm_res);
endmodule: eu_top
```

Figure 21 Top level RTL of the Execution Unit

4.1.1.1.1 Arithmetic

The Verilog description of the arithmetic unit is shown below. It performs arithmetic operations based on the value of op_select. The design only supports unsigned operations and does not check for, or correct, overflow.

```
Date: Sept 2023
module eu_arithmetic #(parameter BUS_WIDTH = 16) (input [3:0] op_select
    , input [BUS_WIDTH-1:0] A
    , input [BUS_WIDTH-1:0] B
    , output reg [BUS_WIDTH-1:0] data_out
    , output reg zero
    reg [BUS_WIDTH-1:0] result;
    always @(op_select, A, B) begin
        if(op_select[3] == 0) begin //The architecture has op_select values of 4'b0xxx go to the arithmetic unit
            case(op_select[2:0])
               3'b000 : result = A;
              3'b001 : result = A + 1;
3'b010 : result = A + B;
3'b101 : result = A - B;
            3'b110 : result = A - 1; //DEC
//default: X? Z?
            endcase
    zero = result == '0 ? 1'b1 : 1'b0;
    data_out = result;
endmodule: eu_arithmetic
```

Figure 22 RTL design of the arithmetic part of the execution unit.

4.1.1.1.2 Logic

The Verilog description of the logic unit is shown below. It performs logic operations based on the value of op_select. The instructions are shown as comments and were described in section 0 on page 14.

Figure 23 RTL design of the logic part of the Execution Unit

4.1.1.1.3 Shifter

The Verilog description of the shifter is shown below. It performs shift operations based on the value of op_select. The instructions are referenced as comments and were described in section 0 on page 14.

Figure 24 RTL design of the shifter part of the Execution Unit

4.1.1.2 Register File

The register file contains 8, 16-bit registers.

4.1.1.2.1 Top Level

The top-level description of the register file was provided in section 0 on page 18. The diagram is shown again below for reference.




Figure 25 High level overview of the register file (as shown in section 0)

The RTL for the top level of the register file is shown below. It consists of:

- Inputs and outputs as shown in the diagram above.
- A procedural, always, block that selects a destination register to get the status of RegWrite based on the value of the 3 bits of rd (register, destination)
- A generate block to generate 7 registers, described in the next section
- Two output procedural, always, blocks that function as multiplexers. Based on rsA, register source A, a register is selected for bus A. A similar design for bus B exists.

The Verilog description is shown below.

```
module rf_reg_top #(parameter BUS_WIDTH=16)(input regWrite
        , input [BUS_WIDTH-1:0] D
10
         , input [2:0] rd
         , input clk
         , input [2:0] rsA
13
         , input [2:0] rsB
14
         , output reg [BUS_WIDTH-1:0] A
         , output reg [BUS_WIDTH-1:0] B
18
       reg [7:0] regSelect;
       wire [BUS_WIDTH-1:0] reg_outputs [7:0];
       always@(rd, regWrite) begin
       regSelect = 8'b0 | regWrite << rd;
       end
       //Generate registers
       generate
         for(i=0; i<8; i=i+1) begin</pre>
           rf_reg #(.BUS_WIDTH(16)) rf_register (.regWrite(regSelect[i])
             , .in(D)
             , .clk(clk)
             , .out(reg_outputs[i])
       endgenerate
```

Figure 26 Verilog description of the register file.

```
38
       //Select source register A for read operation
       always@(rsA, reg_outputs) begin
         case(rsA)
           3'b000 : A = reg_outputs[0];
           3'b001 : A = reg_outputs[1];
           3'b010 : A = reg_outputs[2];
           3'b011 : A = reg_outputs[3];
           3'b100 : A = reg_outputs[4];
           3'b101 : A = reg_outputs[5];
           3'b110 : A = reg_outputs[6];
           3'b111 : A = reg_outputs[7];
         endcase
       end
      //Select source register B for read operation
       always@(rsB, reg_outputs) begin
         case(rsB)
           3'b000 : B = reg_outputs[0];
           3'b001 : B = reg_outputs[1];
           3'b010 : B = reg_outputs[2];
           3'b011 : B = reg_outputs[3];
           3'b100 : B = reg_outputs[4];
           3'b101 : B = reg_outputs[5];
           3'b110 : B = reg_outputs[6];
           3'b111 : B = reg_outputs[7];
           //default : ;
         endcase
       end
     endmodule: rf_reg_top
```

Figure 27 Verilog description of the register file: output multiplexers.

4.1.1.2.2 Single Register

The RTL for an individual register is shown below.

Figure 28 Verilog description of a single register.

4.1.2 Control Unit

The Control Unit contains the Program Counter, Instruction Memory, and Instruction Decoder. Output of the Instruction Decoder is connected to the datapath.

```
module ctrl top #(parameter BUS WIDTH=16)(input clk
         , input reset
         , input dp_eu_zero
         , input [BUS_WIDTH-1:0] dp_address_out
         , output MB
         , output RW
         , output MD
         , output MW
         , output [3:0] op_select
         , output [2:0] rd
         , output [2:0] rsA
         , output [2:0] rsB
         , output [2:0] constant_in
         //Internal connections (naming convention: from_to)
         wire [BUS_WIDTH-1:0] pc_imem;
         wire [BUS_WIDTH-1:0] imem_idec;
         wire PL; //idec to PC
         wire JB; //idec to PC
         //Module Instantiation: PC
         pc #(.BUS_WIDTH(16)) pc0 (.clk(clk)
             , .reset(reset)
             , .PL(PL)
             , .JB(JB)
             , .offset({imem_idec[8:6], imem_idec[2:0]})
             , .zero(dp_eu_zero)
             , .address_bus_A(dp_address_out)
             , .instr_addr(pc_imem)
         i_mem #(.BUS_WIDTH(16)) imem0 (.instr_address(pc_imem)
             , .instruction(imem_idec)
43
         //Module Instantiation: Instruction Decoder
         instr_dec idec0 (.instr(imem_idec)
             , .MB(MB)
             , .RW(RW)
             , .MD(MD)
             , .MW(MW)
            , .op_select(op_select)
             , .PL(PL)
            , .JB(JB)
             , .BC()//Not needed
             , .rd(rd)
             , .rsA(rsA)
             , .rsB(rsB)
         assign constant in = imem_idec[2:0];
     endmodule: ctrl_top
```

Figure 29 Verilog description of the Control Unit's top layer.

4.1.2.1 Program Counter

The program counter determines which instruction is fetched next. It increments under normal operation but can also perform jumps and branches. A simplified state diagram is shown below.




Figure 30 Simplified State Diagram of the Program Counter.

```
nodule pc #(parameter BUS_WIDTH=16) (input clk
                                           , input reset
10
11
12
13
14
15
                                             , input PL
                                           , input [5:0] offset
                                            , input [BUS_WIDTH-1:0] address_bus_A
                                           , output reg [BUS_WIDTH-1:0] instr_addr
);
16
17
18
19
                                            //State Encoding
                                            localparam STATE_RESET = 3'b000; //Reset, PC Address: all zeroes.
                                          | Cocalparam | STATE_INCR1 = 3'b001; | Consideration | Cocalparam | Co
                                           reg [2:0] state;
                                           reg [2:0] next_state;
                                             always @(posedge clk) begin
                                                          if(reset) state <= STATE_RESET;</pre>
                                                               else state <= next_state;</pre>
```

Figure 31 Verilog description of the Program Counter: ports, state encoding, and state transitions.

```
// PL 0, JB DC -> STATE_INCR, if multiple clock cycles, keep toggling between states 1 and 2 and increase PC by 1 every cycle // PL 1, JB 0 -> STATE_BRANCH, if multiple clock cycles, keep toggling between states 1 and 2 and offset PC every cycle // PL 1, JB 1 -> STATE_JUMP, if multiple clock cycles, keep toggling between states 1 and 2 and jump to new address every cycle
43
44
           always @(*) begin
                next_state = state;
                case(state)
                      STATE_RESET
                                        : begin
                          if (reset) next_state = STATE_RESET;
                          else if ({PL, JB} == 2'b10 ) next_state = STATE_BRANCH1;
else if (!PL) next_state = STATE_INCR1;
                          else if ({PL, JB} == 2'b11) next_state = STATE_JUMP1;
                      STATE_INCR1
                          if (reset) next_state = STATE_RESET;
                          else if ({PL, JB} == 2'b10 ) next_state = STATE_BRANCH1;
else if (!PL) next_state = STATE_INCR2;
                          else if ({PL, JB} == 2'b11) next_state = STATE_JUMP1;
                          TE_INCR2 : begin
if (reset) next_state = STATE_RESET;
                      STATE INCR2
                          else if ({PL, JB} == 2'b10 ) next_state = STATE_BRANCH1;
                          else if (!PL) next_state = STATE_INCR1;
                          else if ({PL, JB} == 2'b11) next_state = STATE_JUMP1;
                      STATE_JUMP1
                                          : begin
                          if (reset) next_state = STATE_RESET;
                          else if ({PL, JB} == 2'b10 ) next_state = STATE_BRANCH1;
else if (!PL) next_state = STATE_INCR1;
                          else if ({PL, JB} == 2'b11) next_state = STATE_JUMP2;
                      STATE JUMP2
                                          : begin
                          if (reset) next_state = STATE_RESET;
                          else if ({PL, JB} == 2'b10 ) next_state = STATE_BRANCH1;
                          else if (!PL) next_state = STATE_INCR1;
                          else if ({PL, JB} == 2'b11) next_state = STATE_JUMP1;
                      STATE_BRANCH1 : begin
                          if (reset) next_state = STATE_RESET;
                          else if ({PL, JB} == 2'b10 ) next_state = STATE_BRANCH2;
else if (!PL) next_state = STATE_INCR1;
                          else if ({PL, JB} == 2'b11) next_state = STATE_JUMP1;
                      STATE_BRANCH2 : begin
                          if (reset) next_state = STATE_RESET;
                           else if ({PL, JB} == 2'b10 ) next_state = STATE_BRANCH1;
                          else if (!PL) next_state = STATE_INCR1;
                          else if ({PL, JB} == 2'b11) next_state = STATE_JUMP1;
```

Figure 32 Verilog description of the Program Counter: Next State Determination.


```
//Outputs
salways @(state) begin
case(state)

STATE_RESET : instr_addr = 16'h0000;
STATE_INCR1 : instr_addr = instr_addr +1;
STATE_INCR2 : instr_addr = instr_addr +1;
STATE_JUMP1 : instr_addr = address_bus_A;
STATE_JUMP2 : instr_addr = address_bus_A;
STATE_BRANCH1 : instr_addr = instr_addr + offset;
STATE_BRANCH2 : instr_addr = instr_addr + offset;
endcase
end
endmodule: pc
```

Figure 33 Verilog description of the Program Counter: State Outputs.

4.1.2.2 Instruction Memory

As described in section 3.1.2.2 the instruction memory will be read-only and combinational. A sample program that performs each operation once is pre-loaded below.



```
module i_mem #(parameter BUS_WIDTH=16)(input [BUS_WIDTH-1:0] instr_address
     , output reg [BUS_WIDTH-1:0] instruction
     wire [BUS_WIDTH-1:0] mem [65535:0]; //16k 16-bit instructions
     //LDI: Load immediate: 7'b100_1100_900_000_000; //LDI: Load immediate: 7'b100_1100, rd: 3'b000, rsA: 3'b000 (don't care), rsB 3'b000: load 0 in reg0 assign mem[ 1] = 16'b100_1100_001_000_001; //LDI: 1 -> reg1 assign mem[ 2] = 16'b100_1100_010_000_010; //LDI: 2 -> reg2 assign mem[ 3] = 16'b100_1100_011_000_011; //LDI: 3 -> reg3
     assign mem[ 4] = 16'b100_1100_100_000_100; //LDI: 4 -> reg4
assign mem[ 5] = 16'b100_1100_101_000_101; //LDI: 5 -> reg5
assign mem[ 6] = 16'b100_1100_110_000_110; //LDI: 6 -> reg6
assign mem[ 7] = 16'b100_1100_111_000_111; //LDI: 7 -> reg7
      assign mem[ 8] = 16'b000_0000_000_001_000; //MOVA: r1 -> r0
      assign mem[ 9] = 16'b000_0001_000_001_000; //INC: r1 + 1 -> r0
     assign mem[10] = 16'b000_0010_000_001_010; //ADD: r1 + r2 -> r0 assign mem[11] = 16'b000_0101_000_100_010; //SUB: r4 - 2 -> r0 assign mem[12] = 16'b000_0110_000_100_010; //DEC: r4 - 1 -> r0
      assign mem[13] = 16'b000_1000_000_100_010; //AND: r4 & r2 -> r0
     assign mem[14] = 16 'b000_1001_000_100_101; //RR: r4 | r2 -> r0 assign mem[15] = 16 'b000_1010_000_100_010; //XDR: r4 ^ r2 -> r0
     assign mem[16] = 16'b000_1011_000_010_100; //NOT: ~r4
assign mem[17] = 16'b000_1100_000_010_010; //MOVB r2 -> r0 (not a logic op but done by the same execution unit so in same op code range)
     assign mem[18] = 16'b001_0000_000_010_010; //LD: RAM[rsA] -> r0 assign mem[19] = 16'b010_0000_010_010_010; //ST: r2 -> RAM[rsA]
     assign mem[20] = 16'b100_0010_000_010_010; //ADI: r2 + instr[2:0] -> r0 assign mem[21] = 16'b100_1100_000_010_010; //LDI: instr[2:0] -> r0
     assign mem[22] = 16'b110_0000_000_010_010; //BRZ: rsA == 16'b0 ? prog_counter+= {instr[8:6], instr[2:0]} : prog_counter+=1 (rd and rs8: don't care) assign mem[23] = 16'b111_0000_000_010_010; //JMP: rsA -> prog_counter (rd and rs8: don't care)
     always @(instr_address) begin
  instruction = mem[instr_address];
```

Figure 34 Verilog description of the instruction memory holding a sample program.

4.1.2.3 Instruction Decoder

As described in section 0 on page 25, the instruction decoder is combinational and provides the mapping between the instruction bits and the control bits. The Verilog implementation is shown below.




Figure 35 The Instruction Decoder as shown in 2.1.2.3 (shown here for easy reference)

```
Date: Sept 2023
module instr_dec(input [15:0] instr
    , output MB
    , output RW
    , output [3:0] op_select//Datapath.op_select
    , output BC
                             //Datapath.rsA (register, source, A)
//Datapath.rsB (register, source, B)
     , output [2:0] rsA
     //Refer to design doc, section 3.2.2.3, for background: https://github.com/TDIE/cpu_arch.
    wire i15_and_i14 = instr[15] && instr[14];
    assign MB = instr[15];
    assign RW = !instr[14];
    assign MD = instr[13];
    assign MW = (!instr[15]) && instr[14];
                                                                   //op select bits, select an operation from the EU.
    assign op_select[3] = instr[12];
    assign op_select[2] = instr[11];
assign op_select[1] = instr[10];
    assign op_select[0] = instr[9] && !i15_and_i14;
    assign PL = i15_and_i14;
                                                                   //Program Counter Load (PC Load-> PL).
    assign rE = II3_and_II4
assign JB = instr[13];
assign BC = instr[9];
assign rd = instr[8:6];
                                                                   //Register, source, A
//Register, source, B
     assign rsA = instr[5:3];
     assign rsB = instr[2:0];
endmodule: instr_dec
```

Figure 36 Verilog description of the instruction decoder.

5 VERIFICATION

This chapter describes the functional verification that was performed for this project. Unit level tests were performed by using custom written Verilog testbenches. These provide low scalability but could be implemented quickly and are sufficient for the scope of the RTL blocks of this project. System level testing through UVM is described in section 5.3 on page 73. Other verification, e.g. electrical verification or formal verification, was out of scope for this project.

5.1 EDA TOOL AUTOMATION

In order to automate repetitive commands, a simple .do file was created. One was created for each testbench to easily rerun previous tests without having to reconfigure the simulator for each test run.

```
#Automation script to configure Questa and run the simulation
     #Author: Tom Diederen, Sept. 2023
     #https://github.com/TDIE/cpu_arch
    vsim -c -voptargs=+acc work.hdl_top work.hvl_top +UVM_TESTNAME=base_test -classdebug -msgmode both -uvmcontrol=all
    #Add waves plus dividers
    add wave -divider Interface
    add wave -position end sim:/hdl_top/cpu_if0/*
    #add wave -divider DUT_Signals
    #add wave -position end sim:/hdl_top/cpu_dut/ctrl_top0/imem0/instruction
#add wave -position end sim:/hdl_top/cpu_dut/ctrl_top0/imem0/instr_address
##add wave -position end sim:/hdl_top/cpu_dut/ctrl_top0/pc0/*
   #add wave -position end sim:/hdl_top/cpu_dut/dp_top0/eu0/op_select
    #add wave -position end sim:/hdl_top/cpu_dut/dp_top0/bus_D
#add wave -position end sim:/hdl_top/cpu_dut/dp_top0/address_out
20 #add wave -position end sim:/hdl_top/cpu_dut/dp_top0/eu0/zero
    #add wave -position end sim:/hdl_top/cpu_dut/dp_top0/data_in
    #add wave -position end sim:/hdl_top/cpu_dut/ctrl_top0/reset
    #add wave -divider Registers
    #add wave -position end sim:/hdl_top/cpu_dut/dp_top0/rf_reg0/*
     #Send all 26 sequence items. 50 ns clock period gives 1300 ns.
    run 1300
```

Figure 37 The tool automation script automatically applies settings and runs the simulation.

5.2 Unit tests (Verilog)

Each sub-block of the design, e.g. the register file, was tested by a unit testbench before being integrated into a bigger block. The results of these pre-integration tests are described in this section.

5.2.1 Datapath

The datapath's Execution Unit and Register File were tested individually before being integrated into the datapath. The datapath itself was also tested before being integrated into the processor's overall top level.

5.2.1.1 Top Level Datapath

Test 1: Load Registers

In order to test initial functionality, all 8 registers in the register file were loaded with the value that matches their name, i.e. reg 0 contains 0, reg1 contains 1, etc. Verilog code is shown below.




Figure 38 A test of the datapath top level, loading all registers.




Figure 39 Top Level Overview of the Datapath

```
Date: Sept 2023
Title: testbench for top level of the datapath, part of my Rudimentary Processor Design Project Summary: The datapath contains a register file and execution unit. Based on certain control values,
module dp_top_tb #(parameter BUS_WIDTH=16);
     reg regWrite;
     reg [2:0] rsB;
     reg [2:0] rd;
     reg [2:0] constant_in;
     reg MB;
     reg MD;
     reg [3:0] op_select;
     reg [15:0] data_in;
     reg clk;
     wire [BUS_WIDTH-1:0] address_out;
     wire [BUS_WIDTH-1:0] data_out;
wire zero;
     //Integer for loops
integer i;
     dp_top #(.BUS_WIDTH(16)) dut(.regWrite(regWrite)
        , .rsB(rsB)
        , .constant_in(constant_in)
       , .MB(MB)
, .MD(MD)
, .op_select(op_select)
        , .data_in(data_in)
, .clk(clk)
        , .address_out(address_out)
         , .data_out(data_out)
          , .zero(zero)
     always #10 clk = ~clk;
```

Figure 40 Verilog code for the datapath's top level testbench (continues below)

```
//Drive and Monitor Signals
 $monitor["Inputs: time= %d \t
clk = %b \t
  regWrite = %b \t
  rsA = %b \t
rsB = %b \t
  rd = %b \t
  constant_in = %b \t
  MB = %b \t
  op_select = %b \t,
  data_in = %h"
  , $time
  , clk
  , regWrite
  , rsB
  , constant_in
  , MB
  , MD
  , op_select
  , data_in
);
  clk = 1'b1;
  #10
  regWrite = 1'b0;
  rsA = 3'b001;
  rsB = 3'b010;
  rd = 3'b000;
  constant_in = 3'b000;
  MB = 1'b0;
  MD = 1'b0;
  op_select = 4'b0000;
  data_in = 16'h0000;
  for(i=0; i<8; i=i+1) begin
     #20
     regWrite = 1'b1; //Enable write to registers
rsA = 3'b001; //MUX D == 1'b1, value doesn't matter
     constant_in = 3'b000; //MUX B == 1'b0, value doesn't matter
      MB = 1'b0; //Select output of register file, not constant_in
      MD = 1'b1;
      op_select = 4'b0000;
      data_in = 16'hF000 + i; //Arbitrary input data
```

Figure 41 Verilog code for the datapath's top level testbench (continued)

Test 2: Execute Instructions

A single test is performed for each instruction type that involves the datapath (so no memory writes and jump or branch instructions). The Verilog code is shown below.



Figure 42 Figure 25 Test of the datapath top level, instruction execution

```
task eu_op(input [2:0] t_rsA, t_rsb, t_rd, input [3:0] t_op_select);
                                regWrite = 1'b1;
                                 rsA = t_rsA;
                                rsB = t_rsb;
                                constant in = 3'b000;
                                MB = 1'b0:
                                MD = 1'b0;
                                op_select = t_op_select;
                                data_in = 16'hF000;
                endtask
138
139
                                        eu_op(3'b001, 3'b000, 3'b000, 4'b0000); //MOVA: r1 -> r0 rsb: don't care
                                        eu_op(3'b010, 3'b001, 3'b000, 4'b0001); //INC: r1 + 1 -> r0 rsb: don't care eu_op(3'b010, 3'b011, 3'b000, 4'b0010); //ADD: r2 + r3 -> r0 eu_op(3'b010, 3'b011, 3'b000, 4'b0101); //SUB: r2 - r3 -> r0 eu_op(3'b111, 3'b011, 3'b000, 4'b0110); //SEC: r7 -1 -> r0 rsb: don't care
143
144
                                        vu_op(3'b100, 3'b101, 3'b000, 4'b1000); //AND: r4 && r5 -> r0
eu_op(3'b100, 3'b101, 3'b000, 4'b1001); //OR: r4 || r5 -> r0
eu_op(3'b100, 3'b101, 3'b000, 4'b10010); //XOR: r4 ^ r5 -> r0
eu_op(3'b101, 3'b101, 3'b000, 4'b1011); //NOT: /r5 -> r0 rsb: don't care
149
150
                                        eu_op(3'b110, 3'b110, 3'b000, 4'b1100); //MOVB: r6 -> r0 rsa: don't care (pass-through, no shift) eu_op(3'b110, 3'b111, 3'b000, 4'b1101); //SHR: r7 >> 1 -> r0 rsa: don't care eu_op(3'b110, 3'b111, 3'b000, 4'b1110); //SHL: r7 << 1 -> r0 rsa: don't care
                                   #20
                                regWrite = 1'b1;
                                                                             //Pick value of reg1 as value to be added to (augend)
//value doesn't matter (constant_in will be added to reg1, not another register)
//destination register
                                rsA = 3'b001;
rsB = 3'b010;
rd = 3'b000;
                                 constant_in = 3'b111;
                                 MB = 1'b1;
                                 op_select = 4'b0010; //ADD: r1 + constant in (immediate value) data_in = 16'hF000; //Mux D == 1'b0, value doesn't matter
```

Figure 43 Verilog code for the datapath's top level testbench: instruction execution.

5.2.1.2 Execution Unit

Test 1: Perform All EU Operations

The top-level test performs each instruction for a randomly picked value for input A and B. Each unit, i.e. arithmetic, logic, and shifter, were tested individually before integration and running this top level test. These individual tests are described in the next sections.

```
Author: Tom Diederen
    //'timescale 10ns/1ns
    module eu_top_tb #(parameter BUS_WIDTH=16);
        reg [3:0] op_select;
        reg [BUS_WIDTH-1:0] A;
        reg [BUS_WIDTH-1:0] B;
        wire [BUS_WIDTH-1:0] data_out;
        wire zero;
        eu_top #(.BUS_WIDTH(16)) dp (.op_select(op_select)
            , .data_out(data_out)
           , .zero(zero)
21
         initial begin
            $monitor("time = %d \t op_select = %b \t A = %h \t B = %h \t data_out = %h \
26
            //test cases
            #10
            op_select = 4'b000;
30
            A = 16'h10FF;
            B = 16'h1000;
32
            #10
            op_select = 4'b0001;
            A = 16'h10FF;
            B = 16'h1000;
            #10
            op_select = 4'b0010;
            A = 16'h10FF;
41
            B = 16'h1000;
            #10
            op_select = 4'b0101;
            A = 16'h10FF;
            B = 16'h1000;
            #10
            op_select = 4'b0110;
            A = 16'h10FF;
            B = 16'h1000;
```

Figure 44 Top level test bench for the Execution Unit

```
#10
       op_select = 4'b1000;
       A = 16'h10FF;
       B = 16'h1000;
       #10
       op_select = 4'b1001;
       A = 16'h10FF;
       B = 16'h1000;
       #10
       op_select = 4'b1010;
       A = 16'h10FF;
       B = 16'h1000;
       #10
       op_select = 4'b1011;
       A = 16'h10FF;
       B = 16'h1000;
       #10
       op_select = 4'b1100;
       A = 16'h10FF;
       B = 16'h1000;
       #10
       op_select = 4'b1101;
       A = 16'h10FF;
       B = 16'h1000;
       #10
       op_select = 4'b1110;
       A = 16'h10FF;
       B = 16'h1000;
endmodule: eu_top_tb
```

Figure 45 Top level test bench for the Execution Unit (continued)




Figure 46 Simulation results for the Execution Unit (waveform)

```
# time =
                              op select = xxxx A = xxxx B = xxxx data out = xxxx zero = x
# time =
                           10 op select = 0000 A = 10ff B = 1000 data out = 10ff zero = 0
                           20 op_select = 0001 A = 10ff B = 1000 data_out = 1100 zero = 0
# time =
                           30 op_select = 0010 A = 10ff B = 1000 data_out = 20ff zero = 0
# time =
                          40 op_select = 0101 A = 10ff B = 1000 data_out = 00ff zero = 0
50 op_select = 0110 A = 10ff B = 1000 data_out = 10fe zero = 0
60 op_select = 1000 A = 10ff B = 1000 data_out = 1000 zero = 0
# time =
                                                                                           zero = 0
zero = 0
# time =
# time =
                                                  A = 10ff B = 1000 data out = 10ff zero = 0
                           70 op select = 1001
# time =
                          80 op select = 1010 A = 10ff B = 1000 data out = 00ff zero = 0
# time =
                          90 op_select = 1011 A = 10ff B = 1000 data_out = ef00 zero = 0
# time =
# time =
                          100 op select = 1100 A = 10ff B = 1000 data out = 1000 zero = 0
# time =
                          110 op_select = 1101 A = 10ff B = 1000 data_out = 0800 zero = 0
                          120 op_select = 1110 A = 10ff B = 1000 data_out = 2000 zero = 0
# time =
```

Figure 47 Simulation results for the Execution Unit (text)

Arithmetic Unit

Test 1: Perform Arithmetic Instructions

The testbench and results for the individual test of the arithmetic unit are shown below. As stated in the requirements section, overflow handling is not in scope for this project.

```
Title: testbench for EU arithmetic, part of Rudimentary Processor Design Project
Summary: This is a tb for the arithmetic part of the ALU. Depending on the value of op_
//'timescale 10ns/1ns
module eu_arithmetic_tb#(parameter BUS_WIDTH = 16)();
    reg [BUS_WIDTH-1:0] A;
    reg [BUS_WIDTH-1:0] B;
    reg [3:0] op_select;
    wire [BUS_WIDTH-1:0] data_out;
    wire zero;
    eu_arithmetic #(.BUS_WIDTH(16)) dut (.A(A)
        , .B(B)
        , .op_select(op_select)
        , .data_out(data_out)
        , .zero(zero)
    initial begin
        $monitor("time = %d \t op_select = %b \t A = %h \t B = %h \t data_out = %h \t z
```

Figure 48 RTL of the unit test bench for the Arithmetic Unit.

```
A = 16'h0000;
       B = 16'h0000;
       op_select = 4'b0000;
       #10
       A = 16'h0001;
       op_select = 4'b0000;
           #10
           A = 16'h00FF;
           op_select = 4'b0001;
           #10
           A = 16'h7FFF;
           op_select = 4'b0001;
           #10
           A = 16'h00FF;
           B = 16'h0000;
           op_select = 4'b0010;
           #10
           A = 16'hFFF1;
           B = 16'h000F;
           op_select = 4'b0010;
           #10
           A = 16'h00FF;
           B = 16'h000F;
           op_select = 4'b0101;
           #10
           A = 16'h0000;
           B = 16'h0001;
           op_select = 4'b0101;
           #10
           A = 16'h0001;
           op_select = 4'b0110;
           #10
           A = 16'h0000;
           op_select = 4'b0110;
       #20 $stop;
endmodule: eu_arithmetic_tb
```

Figure 49 RTL of the unit test bench for the Arithmetic Unit (continued).



Figure 50 Simulation results for the Arithmetic Unit (waveform)

```
0 op_select = 0000 A = 0000 B = 0000 data_out = 0000 zero = 1
10 op_select = 0000 A = 0001 B = 0000 data_out = 0001 zero = 0
# time =
# time =
                                  20 op select = 0001 A = 00ff B = 0000 data out = 0100 zero = 0
# time =
                                  30 op_select = 0001 A = 7fff B = 0000 data_out = 8000 zero = 0
# time =
                                  40 op_select = 0010 A = 00ff B = 0000 data_out = 00ff zero = 0
50 op_select = 0010 A = fff1 B = 000f data_out = 0000 zero = 1
60 op_select = 0101 A = 00ff B = 000f data_out = 00f0 zero = 0
70 op_select = 0101 A = 0000 B = 0001 data_out = ffff zero = 0
# time =
# time =
 time =
# time =
                                   80 op_select = 0110 A = 0001 B = 0001 data_out = 0000 zero = 1
 time =
                                    90 op_select = 0110 A = 0000 B = 0001 data_out = ffff zero = 0
# time =
```

Figure 51 Simulation results for the Arithmetic Unit (text)

Logic Unit

Test 1: Perform Logic Instructions

The logic unit testbench has a similar design compared to the one of the arithmetic unit shown above. It checks each logic operation of the unit for correctness.




Figure 52 Simulation results for the Logic Unit (waveform)

```
0
                                op_select = 0000 A = 0000
                                                              B = 0000
                                                                         data_out = xxxx
# time =
                                op_select = 1000 A = 0000
                                                              B = 0000
# time =
                           10
                                                                         data_out = 0000
                                                   A = 0001
                                                              B = 0000
# time =
                           20
                                op select = 1000
                                                                         data out = 0000
# time =
                           30
                                op select = 1000
                                                   A = cafe
                                                              B = cafe
                                                                         data out = cafe
 time =
                           40
                                op select = 1001
                                                   A = 0000
                                                              B = 0010
                                                                         data out = 0010
                                op_select = 1001
                                                   A = 1000
                                                              B = 1000
                                                                         data out = 1000
 time =
                           50
                           60
                                op select = 1010
                                                   A = 0000
                                                              B = 0000
                                                                         data out = 0000
 time =
                           70
                                op_select = 1010
                                                   A = 0000
                                                              B = 1000
                                                                         data_out = 1000
 time =
                                op select = 1010
                                                   A = 1000
                                                              B = 1000
                                                                         data out = 0000
 time =
                           80
  time =
                           90
                                op select = 1011
                                                   A = 0000
                                                              B = 1000
                                                                         data out = ffff
 time =
                          100
                                op select = 1011
                                                   A = ff11
                                                              B = 1000
                                                                         data_out = 00ee
```

Figure 53 Simulation results for the Logic Unit (text)

```
#10
             op_select = 4'b1000;
             A = 16'h0000;
             B = 16'h0000;
             op_select = 4'b1000;
             A = 16'h0001;
             B = 16'h0000;
38
             #10
             op_select = 4'b1000;
             A = 16'hcafe;
             B = 16'hcafe;
             #10
             op select = 4'b1001;
             A = 16'h0000;
             B = 16'h0010;
             op_select = 4'b1001;
             A = 16'h1000;
             B = 16'h1000;
             #10
             op_select = 4'b1010;
             A = 16'h0000;
             B = 16'h0000;
             #10
             op_select = 4'b1010;
             A = 16'h0000;
             B = 16'h1000;
             #10
             op_select = 4'b1010;
             A = 16'h1000;
             B = 16'h1000;
             #10
             op_select = 4'b1011;
             A = 16'h0000;
             #10
             op_select = 4'b1011;
             A = 16'hFF11;
```

Figure 54 Test cases for the logic testbench (Verilog)

Shifter

Test 1: Perform Shift Instructions

The testbench approach for the shifter is similar to the one taken for the arithmetic and logic parts.




Figure 55 Simulation results for the shifter (waveform)

```
# time =
                              op_select = 0000 B = 0000 data_out = xxxx
# time =
                         10
                              op_select = 1100 B = face data_out = face
# time =
                         20
                              op_select = 1100
                                                B = cafe
                                                           data_out = cafe
                              op_select = 1101
# time =
                         30
                                                B = 1001
                                                           data out = 0800
                              op_select = 1101
                                                B = 0001
# time =
                         40
                                                           data_out = 0000
# time =
                         50
                              op_select = 1110 B = 1001
                                                           data_out = 2002
                              op_select = 1110 B = 0001
                                                           data_out = 0002
# time =
                         60
```

Figure 56 Simulation results for the shifter (text)

```
Author: Tom Diederen
     Summary: This is a tb for the shifter part of the Execution Unit. Depending on the value
     //'timescale 10ns/1ns
     module eu_shifter_tb #(parameter BUS_WIDTH=16);
         reg [BUS_WIDTH-1:0] B;
         reg [3:0] op_select;
         wire [BUS_WIDTH-1:0] data_out;
          eu_shifter #(.BUS_WIDTH(16)) dut (.B(B)
             , .op_select(op_select)
             , .data_out(data_out)
         initial begin
             $monitor("time = %d \t op_select = %b \t B = %h \t data_out = %h ", $time, op_s
             op_select = 4'b0000;
             B = 16'h0000;
             #10
             op_select = 4'b1100;
             B = 16'hface;
29
             #10
             B = 16'hcafe;
             #10
             op_select = 4'b1101;
             B = 16'h1001;
             #10
             B = 16'h0001;
             #10
             op_select = 4'b1110;
             B = 16'h1001;
             B = 16'h0001;
         end
     endmodule: eu_shifter_tb
```

Figure 57 Shifter testbench (Verilog)

5.2.1.3 Register File

The unit tests for the register file are shown below. For reference, the top layer is shown first but the design was tested bottom up (the individual register was tested first, followed by 8 of them connected in the top layer)

Test 1: Load All Registers of the Register File

The testbench instantiates the Register File containing 8, 16-bit, registers. A monitor tracks all input and output values of the top layer as well as the values of regWrite and output of the individual registers. The test cases are as follows: write to all registers, read from all registers, read and write at the same time.

The Verilog description and results are shown below.

```
Date: Sept 2023
 module rf_reg_top_tb #(parameter BUS_WIDTH=16);
    reg regWrite;
    reg [BUS_WIDTH-1:0] D;
    reg [2:0] rd;
    reg clk;
    reg [2:0] rsA;
    wire [BUS_WIDTH-1:0] A;
    wire [BUS_WIDTH-1:0] B;
    rf_reg_top #(.BUS_WIDTH(16)) reg_f0 (.regWrite(regWrite)
       , .rsA(rsA)
       , .rsB(rsB)
    always #10 clk = ~clk;
       $monitor("time = %d \t
        regWrite = %b \t
       D = %h \t
        clk = %b \t
        rsA = %b \t
        rsB = %b \t
        reg_outputs =%p
        , $time
        , regWrite
        , clk
        , rsA
        , reg_f0.regSelect
        , reg_f0.reg_outputs
```

Figure 58 Verilog description of the register file testbench: IO, module instantiation, and monitor.

```
clk = 1'b1;
             D = 16'h0000;
39
             rd = 3'b000;
             rsA = 3'b000;
             rsB = 3'b000;
             regWrite = 1'b1;
             for (i=0; i<8; i=i+1) begin
                 #20
                 D = 16'hFF00 + i;
                 rd = i;
             #10 regWrite = 1'b0;
             #10D = 16'h0000;
             for (i=0; i<8; i=i+1) begin
                 rsA = 3'b000 + i;
                 rsB = 3'b111 - i;
             #20 regWrite = 1'b1;
             D = 16'hFFFF;
             rd = 3'b000;
             rsA = 3'b001;
             rsB = 3'b010;
             #40 $stop;
         end
     endmodule: rf_reg_top_tb
```

Figure 59 Verilog description of the testbench for the register file: test stimuli.




Figure 60 Test results for the top layer of the Register File (wave).

Test 2: Load Single Register

The test results for a single register are shown below. The testbench design is similar to the top level but simpler.



Figure 61 Testbench results for an individual register (wave)




Figure 62 Testbench results for an individual register (text).

```
module rf_reg_tb #(parameter BUS_WIDTH=16);
         reg regWrite;
         reg [BUS_WIDTH-1:0] in;
         reg clk;
         wire [BUS_WIDTH-1:0] out;
         rf_reg #(.BUS_WIDTH(16)) rf_reg0 (.regWrite(regWrite)
15
             ,.out(out)
         always #10 clk = ~clk;
         initial begin
             $monitor("time = %d \t regWrite = %b \t in = %h \t clk = %b \t out = %h \t", $time, regWrite, in, clk, out);
             clk = 1'b1;
            #10
            regWrite = 1'b1;
            in = 16'h0F0F;
            #20
            regWrite = 1'b0;
             #10
             regWrite = 1'b1;
             in = 16'hFFFF;
             #20
             regWrite = 1'b0;
             #100
             $stop;
     endmodule: rf_reg_tb
```

Figure 63 Verilog description of the testbench for a single register.

5.2.2 Control Unit

5.2.2.1 Test 1: Control Unit Output for a Sample Program

As described in section 3.1.2, the Control Unit consists of three components: the Program Counter, PC, Instruction Memory, and the Instruction Decoder. This section describes the test results for the complete Control Unit. Individual unit tests of the sub-components were performed earlier before integrating them into the Control Unit. These sub-component tests are shown in the next sections.

As described in section 3.1.2.2, the instruction memory holds a sample program that performs each instruction type once. An overview is included below for reference. Cross referencing these instructions with the instruction decoder, described in section 3.1.2.3, shows that the Control Unit works correctly.

```
//Clock
         always #10 clk = ~clk;
         //Drive and Monitor Signals
         initial begin
             $monitor("time: %d \t clk: %b \t reset: %b \t bus_A: %h \t MB: %b \t MD: %b \t MW: %b \t
             , $time
             , reset
             , dp_address_out
             , MB
             , MD
             , MW
             , op_select
             , RW
              , rd
             , rsA
              , rsB
         clk <= 1'b1;
         reset <= 1'b1;
         dp_eu_zero <= 1'b0;</pre>
         dp_address_out <= 16'h000a;</pre>
         //Run program
         #30 reset = 1'b0;
         #490 reset = 1'b1;
         #29 $stop;
73
         end
          odule: ctrl_top_tb
```

Figure 64 Verilog testbench for the Control Unit's top layer.




Figure 65 Overview of the Control Unit




Figure 66 Testbench results of the Control Unit's top layer.




Figure 67 Testbench results of the Control Unit's top layer (continued).

```
module i_mem #(parameter BUS_WIDTH=16)(input [BUS_WIDTH-1:0] instr_address
       , output reg [BUS_WIDTH-1:0] instruction
        wire [BUS WIDTH-1:0] mem [65535:0]: //16k 16-bit instructions
       //Sample Program (rd: register, destination. rsA: register, source, A)
//Load register x with value x (LDI)
assign mem[ 0] = 16'b100_1100_000_000_000; //LDI: Load immediate: 7'b100_1100, rd: 3'b000, rsA: 3'b000 (don't care), rsB 3'b000: load 0 in reg0
assign mem[ 1] = 16'b100_1100_001_000_001; //LDI: 1 -> reg1
assign mem[ 2] = 16'b100_1100_011_000_011; //LDI: 3 -> reg3
assign mem[ 3] = 16'b100_1100_010_000_010; //LDI: 4 -> reg4
assign mem[ 4] = 16'b100_1100_100_000_100; //LDI: 4 -> reg4
assign mem[ 5] = 16'b100_1100_101_000_011; //LDI: 5 -> reg5
assign mem[ 6] = 16'b100_1100_101_000_110; //LDI: 6 -> reg6
assign mem[ 7] = 16'b100_1100_111_000_111; //LDI: 7 -> reg7
        Assign mem[ 8] = 16'b000_0000_0000_001_000; //MOVA: r1 -> r0 assign mem[ 9] = 16'b000_0000_0000_001_000; //INC: r1 + 1 -> r0 assign mem[ 10] = 16'b000_0010_000_001_010; //ADD: r1 + r2 -> r0 assign mem[11] = 16'b000_0101_000_100_010; //SUB: r4 - 2 -> r0 assign mem[12] = 16'b000_0110_000_100_010; //DEC: r4 - 1 -> r0
        assign mem[13] = 16'b000\_1000\_000\_100\_010; //AND: r4 & r2 -> r0 assign mem[14] = 16'b000\_1001\_000\_100\_010; //CR: r4 | r2 -> r0 assign mem[15] = 16'b000\_1010\_000\_100\_010; //XOR: r4 ^ r2 -> r0
        assign mem[16] = 16'b000_101_000_010_100; //NOT: ~r4
assign mem[17] = 16'b000_1100_000_010_010; //MOVB r2 -> r0 (not a logic op but done by the same execution unit so in same op code range)
        assign mem[18] = 16'b001_0000_000_010_010; //LD: RAM[rsA] -> r0
assign mem[19] = 16'b010_0000_000_010_010; //ST: r2 -> RAM[rsA]
        //Add/Load Immediate
assign mem[20] = 16'b100_0010_000_010_010; //ADI: r2 + instr[2:0] -> r0
assign mem[21] = 16'b100_1100_000_010_010; //LDI: instr[2:0] -> r0
        assign mem[22] = 16'b110_0000_000_010_010; //BRZ: rsA == 16'b0 ? prog_counter+= {instr[8:6], instr[2:0]} : prog_counter+=1 (rd and rsB: don't care) assign mem[23] = 16'b111_0000_000_010_010; //JMP: rsA -> prog_counter (rd and rsB: don't care)
        always @(instr_address) begin
                  instruction = mem[instr_address];
endmodule: i mem
```

Figure 68 The sample program in the instruction memory.

5.2.2.2 Program Counter

Test 1: Cover All State Transitions

The Program Counter, described in section 3.1.2.1, contains a state machine that determines the next address for the instruction memory. The test below covers all state transitions.

```
//Initial values
         clk = 1'b1;
        reset = 1'b0;
        PL = 1'b0;
        JB = 1'b0;
        zero = 1'b0;
56
        offset = 6'b000_010;
        address_bus_A = 16'hF0F0;
        #10 reset = 1'b1;
        #20 reset = 1'b0; //Leave reset condition. Test state transition: reset -> increm
        #20 zero = 1'b1; //Set zero bit, no impact expected
        #40 reset = 1'b1;  //increment -> reset transition
#40 reset = 1'b0;  //reset -> branch
           PL = 1'b1;
            JB = 1'b0;
        #40 reset = 1'b1; //branch -> reset
        #40 reset = 1'b0; //reset -> jump
           PL = 1'b1;
            JB = 1'b1;
      #40 reset = 1'b1; //jump -> reset
        #40 reset = 1'b0; //reset -> branch
            PL = 1'b1;
             JB = 1'b0;
        #40 PL = 1'b0; //branch -> incr
        #40 PL = 1'b1; //incr -> branch
#40 JB = 1'b1; //branch -> jump
        #20 address_bus_A = 16'hF0F1; // 2 consectutive jumps (probably not very useful but
        #20 JB = 1'b0; //jump -> branch
        #40 PL = 1'b0;
                            //branch -> incr
        #40 PL = 1'b1;
            JB = 1'b1;
        #40 PL = 1'b0;
        #20 $stop;
```

Figure 69 Testcases for the Program Counter (Verilog testbench)



Figure 70 Simulation results for the Program Counter: part 1.



Figure 71 Simulation results for the Program Counter: part 2.

5.2.2.3 Instruction Memory

The Instruction Memory, described in section 3.1.2.2, contains a sample program. Providing sequential addresses as input leads to the matching instructions at the output.



Figure 72 Simulation results for the Instruction Memory.

```
Author: Tom Diederen
     Date: Sept 2023
     https://github.com/TDIE/cpu_arch
     module i_mem_tb #(parameter BUS_WIDTH=16);
         reg [BUS_WIDTH-1:0] instr_address;
         wire [BUS_WIDTH-1:0] instruction;
         i_mem #(.BUS_WIDTH(16)) i_mem0 (.instr_address(instr_address)
             , .instruction(instruction)
         initial begin
             $monitor("time: \t instr_address: %h \t instruction: %h"
             , $time
             , instr_address
             , instruction
             for(i=0; i<24; i=i+1) #10 instr_address = 16'h0000 + i;</pre>
              #10 $stop;
     endmodule: i_mem_tb
33
```

Figure 73 Verilog testbench for the Instruction Memory.

5.2.2.4 Instruction Decoder

Test 1: Decode Each Major Instruction Type.

The instruction decoder, as described in section 3.1.2.3 on page 25, was tested by having it decode each major instruction type:

- 1. Using the Execution Unit and register(s)
- 2. Memory Read
- 3. Memory Write
- 4. EU with constant
- 5. Branch on Zero
- 6. Jump




Figure 74 Simulation results for the Instruction Decoder.

```
module instr_dec_tb ();
    reg [15:0] instr;
    //Connections to data outputs
    wire MB;
    wire RW;
    wire MD;
    wire MW;
    wire [3:0] op_select;//Datapath.op_select
    wire [2:0] rd;
                         //Datapath.rsA (register, source, A)
//Datapath.rsB (register, source, B)
    wire [2:0] rsB;
    instr_dec idec(.instr(instr)
        , .MB(MB)
        , .RW(RW)
        , .MD(MD)
        , .MW(MW)
        , .op_select(op_select)
         , .rsB(rsB)
        $monitor("time: %d \t Instr: %h \t MB: %b \t RW: %b \t MD: %b \t MW: %b \t op_s
         , instr
        , MB
         , op_select
        , rsA
        , rsB
);
        //instruction bits 15:9 are opcode, 8:6 rd (register, destination), 5:3 rsA (re #10 instr = 16'b100_001_000_001_010; // Add Immediate, rd: 0, rsA: 1, rs8: 2
        #10 instr = 16'b001_0000_111_101_100; // Load memory store in regs, rd: 7, rsA:
        #10 instr = 16'b010_0000_111_101_100; // Store reg content to memory, rsA: addr
        #10 instr = 16'b000_1110_000_101_100; // shift left content of rsB, reg4 store
        #10 instr = 16'b000_1011_111_101_100; // Complement value of rsA, reg5, store
        #10 instr = 16'b110_0000_111_101_100; // Branch if rsA, reg5, has value of zero
        #10 instr = 16'b111_0000_111_110_100; // Unconditional jump, PC <- RsA (reg6)
        #10 $stop;
      dule: instr_dec_tb
```

Figure 75 Testbench for the Instruction Decoder

5.3 System Level Testbench (UVM)

Custom made testbenches, as described in the previous section, scale poorly and provide minimal re-use opportunity. There's also a limit to manually analyzing the waveforms. In order to provide an automated, scalable, and re-usable verification environment, the Universal Verification Methodology was used for testing the processor at the system level.

Creating a quick testbench in Verilog for the system level is relatively straightforward, however analyzing it by hand would be quite time consuming. The limitations of the verification method used in the previous section become evident:




Figure 76 System Level Testbench for the CPU.

5.3.1 Verification Strategy

Since this was an after-hours, one-person, project, the scope had to be kept manageable. The design's instruction memory contains a test program that performs each instruction once, while using all registers. The system level verification goal is to make sure that each instruction yields the correct result. Individual components and their functionality, e.g. read from and write to registers, have already been verified in the previous section.

5.3.1.1 Constraints

The scope of the UVM testbench has been limited in the following ways:

• The instruction register is a ROM. Only a pre-written program in the instruction memory will be verified. The program executes each type of instruction and uses all registers.

- Because the instruction register is read-only, no register abstraction layer will be created.
- Verification of Read and Write operations from/to external RAM are out of scope. The testbench will simulate input data from RAM and no write backs will be tested.
- Communication with the CPU will happen through a single signal interface, called the cpu interface, which does not adhere to any official bus standard.

The branch on zero and jump instructions will not be verified at the system level. They require a little more complexity on the monitor side to capture the current PC value, as well as the next one. Thes BRZ and JMP instructions have been verified on the sub-block level in section

```
module i_mem #(parameter BUS_WIDTH=16)(input [BUS_WIDTH-1:0] instr_address
    , output reg [BUS_WIDTH-1:0] instruction
     wire [BUS_WIDTH-1:0] mem [65535:0]; //16k 16-bit instructions
     assign mem[ 0] = 16'b100_1100_000_000_000; //LDI: Load immediate: 7'b100_1100, rd: 3'b000, rsA: 3'b000 (don't care), rsB 3'b000: load 0 in reg0
     assign mem[ 1] = 16'b100_1100_001_000_001; //LDI: 1 -> reg1 assign mem[ 2] = 16'b100_1100_010_000_010; //LDI: 2 -> reg2 assign mem[ 3] = 16'b100_1100_011_000_011; //LDI: 3 -> reg3
    assign mem[ 5] = 16 b100_1100_010_000_011; //LDI: 3 -> reg3 assign mem[ 5] = 16 b100_1100_100_000_100; //LDI: 4 -> reg4 assign mem[ 5] = 16 b100_1100_101_000_101; //LDI: 5 -> reg5 assign mem[ 6] = 16 b100_1100_110_000_110; //LDI: 6 -> reg7 assign mem[ 7] = 16 b100_1100_111_000_111; //LDI: 7 -> reg7
     assign mem[ 8] = 16'b000_0000_000_001_000; //MOVA: r1 -> r0
     assign mem[10] = 16'b000_0001_000_001_000; //INC: r1 + 1 -> r0
assign mem[10] = 16'b000_0010_000_001_000; //INC: r1 + r2 -> r0
assign mem[11] = 16'b000_0101_000_010; //SUB: r4 - 2 -> r0
assign mem[12] = 16'b000_0110_000_100_010; //DEC: r4 - 1 -> r0
     assign mem[13] = 16'b000_1000_000_100_010; //AND: r4 & r2 -> r0
     assign mem[14] = 16'b000_1001_000_100_010; //OR: r4 | r2 -> r0 assign mem[15] = 16'b000_1010_000_100_010; //XOR: r4 ^ r2 -> r0 assign mem[16] = 16'b000_1011_000_010_100; //NOT: ~r4
      assign mem[18] = 16'b001_0000_000_010_010; //LD: RAM[rsA] -> r0 assign mem[19] = 16'b010_0000_000_010_010; //ST: r2 -> RAM[rsA]
     assign mem[20] = 16'b100_0010_000_010_010; //ADI: r2 + instr[2:0] -> r0
      assign mem[21] = 16'b100_1100_000_010_010; //LDI: instr[2:0]
      assign mem[22] = 16'b110_0000_000_010_010; //BRZ: rsA == 16'b0 ? prog_counter+= {instr[8:6], instr[2:0]} : prog_counter+=1 (rd and rsB: don't care)
      \textbf{assign mem[23] = 16'b111\_0000\_000\_010\_010;} \ //\texttt{JMP: rsA} \ -> \ \texttt{prog\_counter} \ (\texttt{rd and rsB: don't care}) 
      always @(instr_address) begin
           instruction = mem[instr address];
```

Figure 68 The sample program in the instruction memory.

• Program Counter0 on page 67.

5.3.2 Testbench Architecture

The testbench will be built using a block level architecture as shown in Figure 77. The CPU is connected to the testbench through an interface: the cpu interface. A handle to it is stored in the UVM config database. The testbench only uses one test: the base test. This test configures the environment for the cpu interface as well as its agent according to configuration objects. The agent contains the monitor, driver, and sequencer. The environment contains a scoreboard and coverage collector (although the latter is unsupported in the free Questa version that was used for this project). The next sections describe each part of the testbench in more detail.





Figure 77 High-Level Architecture of the UVM Testbench

5.3.2.1 Interface

The testbench contains a single interface to communicate with the DUT: the cpu_if. It provides the clock, reset, and external data input, which simulates output from RAM to the DUT. It is custom made for this project and doesn't implement any official protocol.

The signals sent from the interface to the testbench will be used to predict, and verify, which instruction was executed and whether the result is correct. The interface is bi-directional and non-pipelined. A schematic diagram, signal overview, and the SystemVerilog code are shown below.






Figure 78 Overview and UML Diagram of the Interface.

Table 8 Interface Signal Overview

Signal	Description	Origin
clk	Clock signal	Top lvl input
reset	Reset	Top lvl input
data_in [15:0]	Data input from RAM	Top Ivl Input
Instruction [15:0]	Instruction to be executed	Ctrl_top.i_mem
instr_addr [15:0]	Address for instr. register	Ctrl_top.pc
bus_D [15:0]	Muxed: Execution Unit output or input from memory	Dp_top
	(data_in[15:0])	
address_out [15:0]	Address to PC / Memory (Bus A)	Dp_top
data_out [15:0]	Data to Memory (Bus B)	Dp_top
zero	ALU Status Bit	Dp_top.eu.arithmetic
op_select [3:0]	Selects execution unit operation to be performed	Ctrl_top.instr_dec

```
//https://github.com/TDIE/cpu_arch
   interface cpu_if(input bit clk);
     logic [15:0] instruction;
                           //Instruction to be performed. Output of the Program Counter.
                logic [3:0]
      logic [15:0] bus_D;
                 address_out; //A.k.a. bus_A. Output 1 of 2 of the register file. Used for addresses.
      logic [15:0]
      zero;
      logic [15:0] data_in;
13
14
                 reset;
      clocking cb @(posedge clk);
       output #5 reset, data_in;
      endclocking: cb
      modport mp_mon (input instruction, instr_addr, op_select, bus_D, address_out, data_out, zero, data_in, reset);
      modport mp_drv(clocking cb);
    endinterface: cpu_if
```

Figure 79 Design of the CPU interface.

5.3.2.2 Test

The testbench uses a single test which creates the environment based on a configuration object. An overview and UML diagrams are shown below.




Figure 80 Overview and UML Diagram of the UVM Test.

```
//Contains the environement and its configuration object
     import uvm_pkg::*;
      `include "uvm_macros.svh"
     `include "cpu_bus_seq.svh"
     class base_test extends uvm_test;
10
          `uvm_component_utils(base_test)
         cpu_env m_cpu_env;
         cpu_env_config m_cpu_env_config;
         cpu_agent_config m_cpu_agent_config;
         function new(string name="my_test", uvm_component parent=null);
             super.new(name, parent);
         function void configure_cpu_environment(cpu_env_config cfg);
             cfg.has_scoreboard = 1;
             cfg.has_functional_coverage = 0;
             cfg.has reg model = 0;
                `uvm_info(get_type_name(), $sformatf("Configured: m_cpu_env_config"), UVM_LOW)
         endfunction: configure_cpu_environment
         function void configure_cpu_agent(cpu_agent_config cfg);
             cfg.active = UVM_ACTIVE;
              //`uvm_info(get_type_name(), $sformatf("Configured: m_cpu_agent_config"), UVM_LOW)
         endfunction: configure_cpu_agent
         function void build_phase(uvm_phase phase);
             m_cpu_env_config = cpu_env_config::type_id::create("m_cpu_env_config");
             m_cpu_agent_config = cpu_agent_config::type_id::create("m_cpu_agent_config");
             configure_cpu_environment(m_cpu_env_config);
             configure_cpu_agent(m_cpu_agent_config);
             if(!uvm_config_db #(virtual cpu_if)::get(this, "", "cpu_if", m_cpu_agent_config.m_cpu_if)) `uvm_fatal(get_type
             //Set agent config object of environment config and put env config in uvm_config_db
             m_cpu_env_config.m_cpu_agent_config = m_cpu_agent_config;
             uvm_config_db #(cpu_env_config)::set(this, "*", "cpu_env_config", m_cpu_env_config);
             m_cpu_env = cpu_env::type_id::create("m_cpu_env", this);
         endfunction: build_phase
         task run_phase(uvm_phase phase);
            cpu_bus_seq m_cpu_bus_seq = cpu_bus_seq::type_id::create("m_cpu_bus_seq");
            // `uvm_info(get_type_name(), "base_test: run phase started", UVM_LOW)
phase.raise_objection(this, "Starting sequence: cpu_bus_seq.");
            m_cpu_bus_seq.start(m_cpu_env.m_cpu_agent.m_sequencer);
            phase.drop_objection(this, "Completed sequence: cpu_bus_seq.");
         endtask: run_phase
     endclass: base_test
```

Figure 81 Source code of the UVM base test.

```
import uvm_pkg::*;
    `include "uvm_macros.svh"
    //`include "cpu agent config.svh"
    class cpu_env_config extends uvm_object;
         `uvm_object_utils(cpu_env_config)
        virtual cpu_if cpu_if;
        cpu_agent_config m_cpu_agent_config;
16
        //register_model m_reg_model;
        //Config Options
        bit has_scoreboard = 1;
        bit has_functional_coverage = 0;
        bit has_reg_model = 0;
        function new(string name="cpu_env_config");
            super.new(name);
     endclass: cpu_env_config
```

Figure 82 Source code of the CPU Environment Configuration Class (UVM).

```
//Configuration Object for the cpu agent: configuration options are used by the test during the build phase
//Part of Rudimentary Processor Design Project: https://github.com/TDIE/cpu_arch

import uvm_pkg::*;
include "uvm_macros.svh"

//Cass cpu_agent_config extends uvm_object;
//Register with UVM Factory
uvm_object_utils(cpu_agent_config)

//Virtual interface (cpu if handle)
virtual cpu_if m_cpu_if;

//Configuration
uvm_active_passive_enum active = UVM_ACTIVE;

//Constructor
function new(string name="cpu_agent_config");
super.new(name);
endfunction
endclass: cpu_agent_config
```

Figure 83 Source code of the CPU Agent Configuration Class (UVM).

5.3.2.3 Environment

The environment contains the agent, scoreboard, and coverage collector. The CPU has only one interface so a single agent will be created. An overview as well as the source code are shown below. Note that the source code for the config class was already shown in the previous section.






Figure 84 Overview and UML Diagram of the Environment.

```
//UVM environment. Depending on its config object it contains the cpu_agent, scoreboard, coverage collector, and/or register model
import uvm_pkg::*;
`include "uvm_macros.svh"
`include "cpu_env_config.svh"
`include "scoreboard.svh"
class cpu_env extends uvm_env;
    `uvm_component_utils(cpu_env)
   cpu_env_config m_cpu_env_config;
   cpu_agent m_cpu_agent;
    scoreboard m_scoreboard;
    function new(string name="cpu_env", uvm_component parent=null);
       super.new(name, parent);
    function void build_phase(uvm_phase phase);
        if(!uvm_config_db #(cpu_env_config)::get(this, "", "cpu_env_config", m_cpu_env_config)) `uvm_fatal("CONFIG_LOAD", "Cannot ge
        //Store agent config in uvm config db
       uvm_config_db #(cpu_agent_config)::set(this, "m_cpu_agent*", "m_cpu_agent_config", m_cpu_env_config.m_cpu_agent_config);
       m_cpu_agent = cpu_agent::type_id::create("m_cpu_agent", this);
        //Depending on config object value: create scoreboard and coverage collector
       if(m_cpu_env_config.has_scoreboard) begin
           m_scoreboard = scoreboard::type_id::create("m_scoreboard", this);
    endfunction: build_phase
    function void connect_phase(uvm_phase phase);
        if(m_cpu_env_config.has_scoreboard) begin
           m_cpu_agent.ap.connect(m_scoreboard.scoreboard_analysis_imp);
        // m_cpu_agent.ap.connect(m_coverage_collector.cov_col_analysis_imp);
// end
     endfunction: connect_phase
endclass: cpu_env
```

Figure 85 Source code of the CPU environment (UVM).

5.3.2.4 Agent

The agent contains a monitor, driver, and sequencer that runs the CPU bus sequence. The agent can be configured during the build phase through its configuration object. The configuration object also holds a handle to the virtual interface that the driver and monitor will use. An overview is shown below. Note that the source code of the config classes was already shown in the section on the UVM test: section 5.3.2.2 on page 79. The bus sequence and sequence items are described in section 5.3.2.5 on page 88.




Figure 86 Overview and UML Diagram of the Agent.

```
import uvm_pkg::*;
`include "uvm_macros.svh"
`include "cpu_driver.svh
`include "cpu_monitor.svh"
//`include "cpu_mon_bus_seq_item.svh"
//`include "cpu_agent_config.svh"
class cpu_agent extends uvm_agent;
    //Register with the UVM Factory
     `uvm_component_utils(cpu_agent)
    cpu_agent_config m_cpu_agent_config;
    cpu_driver m_cpu_driver;
    cpu_monitor m_cpu_monitor;
    uvm_analysis_port #(cpu_mon_bus_seq_item) ap;
    uvm_sequencer #(cpu_drv_bus_seq_item) m_sequencer;
    function new(string name="cpu_agent", uvm_component parent=null);
       super.new(name, parent);
    endfunction
    //Build Phase: build the monitor (and sequencer+driver if config object is set accordingly)
    function void build_phase(uvm_phase phase);
        m_cpu_monitor = cpu_monitor::type_id::create("m_cpu_monitor", this);
        if(m_cpu_agent_config == null) begin
            if(!uvm_config_db #(cpu_agent_config)::get(this, "", "m_cpu_agent_config", m_cpu_agent_config)) `uvm_fatal(#
        if(m_cpu_agent_config.active == UVM_ACTIVE) begin
            m_cpu_driver = cpu_driver::type_id::create("m_cpu_driver", this);
            m_sequencer = uvm_sequencer #(cpu_drv_bus_seq_item)::type_id::create("m_sequencer", this);
    endfunction: build_phase
    function void connect_phase(uvm_phase phase);
        ap = m_cpu_monitor.ap;
        m_cpu_monitor.m_cpu_if = m_cpu_agent_config.m_cpu_if;
        if(m_cpu_agent_config.active == UVM_ACTIVE) begin
            m_cpu_driver.seq_item_port.connect(m_sequencer.seq_item_export);
            m_cpu_driver.m_cpu_if = m_cpu_agent_config.m_cpu_if;
endclass: cpu_agent
```

Figure 87 Source code of the CPU agent (UVM).

```
//The cpu driver sends signals through the cpu interface (cpu_if) to the DUT, i.e. the CPU.
    import uvm_pkg::*;
    `include "uvm_macros.svh"

`include "cpu_drv_bus_seq_item.svh"
     class cpu_driver extends uvm_driver #(cpu_drv_bus_seq_item);
         //Register with the UVM Factor
10
11
          `uvm_component_utils(cpu_driver)
13
14
         function new(string name="cpu_driver", uvm_component parent=null);
            super.new(name, parent);
         virtual cpu_if m_cpu_if;
         task run_phase(uvm_phase phase);
22
23
            cpu_drv_bus_seq_item drv_bus_txn;
                seq_item_port.get_next_item(drv_bus_txn);
                 drive(drv_bus_txn);
                 seq_item_port.item_done();
         endtask: run_phase
         virtual task drive(cpu_drv_bus_seq_item drv_bus_txn);
              @(m_cpu_if.cb);
                    m_cpu_if.cb.reset <= drv_bus_txn.reset;</pre>
                     m_cpu_if.cb.data_in <= drv_bus_txn.data_in;</pre>
         endtask: drive
     endclass: cpu_driver
```

Figure 88 Source code of the CPU Driver (UVM).


```
he cpu monitor captures signals through the cpu interface (cpu_if).
    import uvm_pkg::*;
    `include "uvm_macros.svh"

`include "cpu_agent_config.svh"
    `include "cpu_mon_bus_seq_item.svh"
    class cpu_monitor extends uvm_monitor;
        //Register with the UVM Facto
        `uvm_component_utils(cpu_monitor)
        uvm_analysis_port #(cpu_mon_bus_seq_item) ap; //Analysis port
        function new(string name="cpu_monitor", uvm_component parent=null);
           super.new(name, parent);
        function void build_phase(uvm_phase phase);
           ap = new("ap", this);
            if(!uvm_config_db #(cpu_agent_config)::get(this, "", "m_cpu_agent_config", m_cpu_agent_config)) `uvm_error("Config Error", "Canno
           m_cpu_if = m_cpu_agent_config.m_cpu_if;
         task run_phase(uvm_phase phase);
            mon_bus_txn = cpu_mon_bus_seq_item::type_id::create("mon_bus_txn");
               @(posedge m_cpu_if.cb)
                   mon bus txn.instruction = m cpu if.instruction:
                   mon_bus_txn.instr_addr = m_cpu_if.instr_addr;
                   mon_bus_txn.op_select = m_cpu_if.op_select;
43
44
45
                   mon_bus_txn.bus_D = m_cpu_if.bus_D;
                   mon_bus_txn.address_out = m_cpu_if.address_out;
                   mon_bus_txn.data_out = m_cpu_if.data_out;
                   mon_bus_txn.zero = m_cpu_if.zero;
mon_bus_txn.data_in = m_cpu_if.data_in;
                   mon_bus_txn.reset = m_cpu_if.reset;
                   ap.write(mon_bus_txn);
       dclass: cpu_monitor
```

Figure 89 Source code of the CPU Monitor (UVM).

5.3.2.5 Sequence and Sequence Items

A single sequence will both initialize the processor and send input to it via driver sequence items. The monitor will capture the results from the CPU operations and send monitor sequence items to the scoreboard to verify correctness. UML diagrams for these sequence items as well as the sequence are shown below. The term "bus sequence" is chosen to differentiate it from a register sequence.



```
cpu_bus_seq

+drv_bus_txn: cpu_drv_bus_seq_item
+int n_times

+body(): (task)
```

```
cpu_drv_bus_seq_item

+data_in: rand logic[15:0]
+reset: logic

+do_copy(uvm_object rhs): void
+do_compare(uvm_object rhs, uvm_comparer comparer): bit
+convert2string(): string
+do_print(uvm_printer printer): void
+do_record(uvm_recorder recorder): void
```

```
cpu_mon_bus_seq_item

+instruction: logic[15:0]
+instr_addr: logic[15:0]
+op_select:[3:0]
+bus_D: logic [15:0]
+address_out: logic[15:0]
+data_out: logic[15:0]
+zero
+data_in: logic[15:0]
+reset: logic

+do_copy(uvm_object rhs): void
+do_compare(uvm_object rhs, uvm_comparer comparer): bit
+convert2string(): string
+do_print(uvm_printer printer): void
+do_record(uvm_recorder recorder): void
```

Figure 90 UML Diagrams of the sequence items.

5.3.2.6 Scoreboard

The scoreboard is connected to the monitor's analysis port and implements its write() method. This is standard UVM practice (and an example of the observer OOP pattern). Upon receiving a sequence item, a copy is made first. The evaluate method then calls the predict method which calculates the expected outcome based on the copy of the monitor's sequence item. The evaluator compares this predicted outcome to the sequence item copy. The scoreboard counts correct and incorrect results and prints out these numbers during the UVM's report phase.




Figure 910verview and UML Diagram of the Scoreboard.

```
//The scoreboard receives transactions from the monitor's analysis port.
     import uvm_pkg::*;
     `include "uvm_macros.svh"
     class scoreboard extends uvm_scoreboard;
          `uvm_component_utils(scoreboard)
         uvm_analysis_imp #(cpu_mon_bus_seq_item, scoreboard) scoreboard_analysis_imp;
                                 correct_transactions
                                  incorrect_transactions
                                                                = 'x;
         logic [2:0] rsB
cpu_mon_bus_seq_item mon_seq_item_prediction;
cpu_mon_bus_seq_item mon_seq_item_copy;
         typedef enum logic [6:0] { MOVA
             , INC
             , ADD
             , SUB
             , AND
             , XOR
             , NOT
             , MOVB
33
             , SHL
             , ADI
             , BRZ
40
41
              , JMP
         } instruction_enum;
43
44
         instruction_enum m_instruction_enum;
         function new(string name="scoreboard", uvm_component parent=null);
             super.new(name, parent);
         function void build_phase(uvm_phase phase);
             scoreboard_analysis_imp = new("scoreboard_analysis_imp", this); // Create the uvm_analysis_imp for the scoreboard
         endfunction: build_phase
```

Figure 92 Source code for the scoreboard (1/3).

```
$cast(mon_seq_item_copy, mon_seq_item.clone());
evaluate(mon_seq_item_copy);
  incorrect_transactions++;

`uvm_info(get_type_name(), $sformatf("Incorrect transaction. Prediction: %s, Received: %s", mon_seq_item_prediction.convert2string(), mon_seq_item_copy.convert2string()), UVM_L()
   function void predict(cpu_mon_bus_seq_item seq_item);
      mon_seq_item_prediction = cpu_mon_bus_seq_item::type_id::create("mon_seq_item_prediction", this);
      rd = seq_item.instruction[8:6];
      rsA = seq_item.instruction[5:3];
      rsB = seq_item.instruction[2:0];
      case (seq_item.instruction[15:9])
          7'b000_0000 : begin
              m_instruction_enum = MOVA;
              mon_seq_item_prediction.bus_D = {13'b0 , rsA};
          end
           7'b000_0001 : begin
              m_instruction_enum = INC;
              mon_seq_item_prediction.bus_D = {13'b0 , rsA + 1};
          7'b000_0010 : begin
              m_instruction_enum = ADD;
              mon_seq_item_prediction.bus_D = {13'b0 , rsA + rsB};
           7'b000_0101 : begin
              m_instruction_enum = SUB;
              mon_seq_item_prediction.bus_D = {13'b0 , rsA - rsB};
           7'b000_0110 : begin
              m_instruction_enum = DEC;
              mon_seq_item_prediction.bus_D = {13'b0 , rsA - 1};
          7'b000_1000 : begin
              m_instruction_enum = AND;
              mon_seq_item_prediction.bus_D = {13'b0 , rsA & rsB};
           7'b000_1001 : begin
              m_instruction_enum = OR;
              mon_seq_item_prediction.bus_D = {13'b0 , rsA | rsB};
          7'b000_1010 : begin
              m_instruction_enum = XOR;
              mon_seq_item_prediction.bus_D = {13'b0 , rsA ^ rsB};
          7'b000_1011 : begin
              m_instruction_enum = NOT;
              mon_seq_item_prediction.bus_D = ~{13'b0 , rsA};
           7'b000_1100 : begin
              m_instruction_enum = MOVB;
              mon_seq_item_prediction.bus_D = {13'b0 , rsB};
           7'b000_1101 : begin
              m_instruction_enum = SHR;
              mon_seq_item_prediction.bus_D = {13'b0 , rsB >> 1};
```

Figure 93 Source code of the scoreboard (2/3)

Figure 94 Source code of the scoreboard (3/3).

5.3.2.7 Coverage Collector

The coverage collector contains a cover group with several cover points. They track which instructions have been performed and which registers have been used. As stated earlier, the free EDA tool used for this project, Questa Sim, did not support cover groups, unfortunately, so this code was not tested and out of scope for this project.




Figure 95 Overview and UML Diagram of the Coverage Collector.

```
//The coverage collector tracks which instructions have been observed and which registers have been used.
    import uvm_pkg::*;
    `include "uvm_macros.svh"
   //`include "cpu_mon_bus_seq_item.svh"
    class coverage_collector; extends uvm_subscriber #(cpu_mon_bus_seq_item);
        `uvm_component_utils(coverage_collector)
        cpu_mon_bus_seq_item seq_item;
        uvm_analysis_imp #(cpu_mon_bus_seq_item, coverage_collector) cov_col_analysis_imp;
        covergroup cpu_ops_covergroup;
           all_ops : coverpoint seq_item.instruction[15:9] {
               bins MOVA = {7'b000_0000};
               bins INC = {7'b000_0001};
              bins ADD
                         = {7'b000_0010};
              bins SUB = {7'b000_0101};
              bins DEC
                         = {7'b000_0110};
              bins AND = {7'b000_1000};
              bins OR
                          = {7'b000_1001};
              bins XOR = {7'b000_1010};
                          = {7'b000_1011};
              bins NOT
              bins MOVB = {7'b000_1100};
              bins SHR = {7'b000_1101};
              bins SHL = {7'b000_1110};
              bins LD
                          = {7'b001_0000};
30
              bins ST
                          = {7'b010_0000};
              bins ADI = {7'b100_0010};
              bins LDI = {7'b100_1100};
              bins BRZ = {7'b110_0000};
               bins JMP = {7'b111_0000};
                 : coverpoint seq_item.instruction[8:6];
                 : coverpoint seq_item.instruction[5:3];
                   : coverpoint seq_item.instruction[2:0];
        endgroup //cpu_ops_covergroup
        Constructor
        function new(string name = "coverage_collector", uvm_component parent = null);
            super.new(name, parent);
            // cpu_ops_covergroup = new();
        endfunction: new
        virtual function void write(cpu_mon_bus_seq_item t);
           $cast(seq_item, t.clone());
           cpu_ops_covergroup.sample();
        endfunction: write
    endclass:coverage_collector
```

Figure 96 Source code for the coverage collector.

5.3.3 Test Results

Test results of the UVM base test are shown below in Figure 98. A waveform plot of the values on the interface suggests correct operation. Correctness is indeed confirmed by the output of the scoreboard: all 24 instructions produced the correct result! As stated earlier: jump and branch were out of scope for the UVM testbench and were already verified elsewhere so they got an automatic pass on this test.

The one incorrect transaction listed is the one on the very first rising edge of the clock. Values are unknown at that point because the reset signal is set to propagate 5ns after the rising edge of the clock which is dictated in the interface's clocking block. This one "incorrect" transaction is therefore to be expected and does not indicated incorrect operation.




Figure 97 Data on the cpu_if during sample program execution.

□ 🙀 Note (6)		6		
** Note: (vsim-3813) Design is being optimized due to module recompilation	3813	1	0	-
UVM_INFO @ 0: reporter [RNTST] Running test base_test		1	0	reporter
UVM_INFO scoreboard.svh(73) @ 0: uvm_test_top.m_cpu_env.m_scoreboard [scoreboard] Incorrect transaction. Prediction: data_in: x reset: x instruction: x instr_addr: x op_select: x bus_D: x address_out: x data_out: x zero: x , Received: data_in: x reset: x instruction: x instruction: x instruction: x instruction: x instruction: x instr_addr: x op_select: x bus_D: x address_out: x data_out: x	8330	1	0	/uvm_ro
zero: x QUM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 1200: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase	8330	1	1200 ns	reporter
UVM_INFO scoreboard.svh(169) @ 1200: uvm_test_top.m_cpu_env.m_scoreboard [scoreboard] Scoreboard results: incorrect: 1, correct: 24	8330	1	1200 ns	/uvm_ro
\$finish : C:/intelFPGA_pro/22.4/questa_fse/win64//verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)	3963	1	1200 ns	/hvl_top

Figure 98 Test Results of the UVM base_test.

6 FUTURE IMPROVEMENTS AND LESSONS LEARNED

This project was purely educational. The ISA and micro-architecture were kept simple to make the scope manageable and compress the schedule of the project to one to two quarters of evening and weekend work. This section describes several enhancements that would improve the processor's performance as well as lessons learned during this project.

6.1 POTENTIAL DESIGN ENHANCEMENTS

The architecture of this processor favored simplicity over performance. Its performance is too limited for practical applications. Low-cost microcontrollers are available that would beat its performance and functionality handsomely. Several improvements are listed below.

6.1.1 HW Improvements

- Write functionality for the instruction memory so different programs can be loaded.
- Status and Configuration Registers
- Watchdog Timer
- o ALU:
 - overflow handling
 - o signed arithmetic support
- o Include (multi-level) Cache memory
- Branch prediction
- Support more instructions (e.g., a Floating Point Unit, FPU)
- Power management (sleep/awake/power levels)
- Support for Interrupts
- o Include a Stack Pointer
- Pipelined architecture
- Super scalar architecture
- o Broader functionality: ADC/DAC, UART, I2C, SPI, CAN bus, APB, etc.
- Dedicated Al support(e.g., neural network accelerator, Multiply and Accumulators)

6.1.2 Software/Firmware improvements:

- ISA Improvements:
 - Support an actual ISA: x86, RISC-V, ARMv8, etc.
 - Assembler or compiler to create SW for the processor (links back to standard ISA support).

The inclusion, or absence, of these features would depend on the targeted product, embedded vs automotive as well as market, consumer vs defense.

Furthermore, it would be beneficial to implement the design on an FPGA and provide the opportunity to step through each clock cycle with register values linked to LEDs or 7 segment displays. Again, this was excluded due to time constraints.

Nevertheless, the project's goals were fully achieved:

• Specify the micro-architecture for the processor.

- Design the RTL implementation of this micro-architecture (including implementation in Verilog).
- Design the system-level testbench architecture (using the UVM/SystemVerilog).
- Verify functional behavior pre-Si (simulation).

6.2 LESSONS LEARNED

This project allowed me to work cross functional. There were deliverables related to:

- Micro-architecture
- RTL Design
- Verification Architecture
- Verification Engineering
- Project Management

For future projects I will use the following lessons learned:

- Look into an affordable, more capable EDA tool that supports:
 - o Constraint random input (.randomize()).
 - Cover groups
- Make testbench fully emulation compatible.
- Consider RTL Design or Functional Verification only to limit project timeline.
- Make even more use of git and GitHub's features.

REFERENCES

- [1] M. M. Mano and C. R. Kimo, Logic and Computer Design Fundamentals, Pearson Education, 2008.
- [2] T. Diederen, "Github," June 2023. [Online]. Available: https://github.com/TDIE/BCD_UVM_Testbench.git.
- [3] Mentor Graphics (Siemens), UVM Cookbook, verificationacadamy.com.