## 1.4 Instruction set summary

This section provides a description of the instruction sets used on the ARM7TDMI processor.

This section describes:

- Format summary
- ARM instruction summary on page 1-13
- Thumb instruction summary on page 1-20.

### 1.4.1 Format summary

This section provides a summary of the ARM, and Thumb instruction sets:

- *ARM instruction summary* on page 1-13
- *Thumb instruction summary* on page 1-20.

A key to the instruction set tables is provided in Table 1-1.

The ARM7TDMI processor uses an implementation of the ARMv4T architecture. For a complete description of both instruction sets, see the *ARM Architecture Reference Manual*.

Table 1-1 Key to tables

Туре	Description
{cond}	Condition field, see Table 1-6 on page 1-19.
<0prnd2>	Operand2, see Table 1-4 on page 1-18.
{field}	Control field, see Table 1-5 on page 1-19.
S	Sets condition codes, optional.
В	Byte operation, optional.
Н	Halfword operation, optional.
T	Forces address translation. Cannot be used with pre-indexed addresses.
Addressing modes	See Addressing modes on page 1-15.
#32bit_Imm	A 32-bit constant, formed by right-rotating an 8-bit value by an even number of bits.
<reglist></reglist>	A comma-separated list of registers, enclosed in braces ( { and } ).

The ARM instruction set formats are shown in Figure 1-5 on page 1-12.

See the ARM Architectural Reference Manual for more information about the ARM instruction set formats.

	31 30 29 28	27	26	25	24	23	22	21	20	19 18 17 16	15	14 13 12	11	10	9	8	7	6	5	4	3	2	1	0
Data processing and FSR transfer	Cond	0	0	1	(	Эрс	ode	Э	s	Rn		Rd					O	pera	and	2				
Multiply	Cond	0	0	0	0	0	0	Α	S	Rd		Rn		R	S		1	0	0	1		Rr	n	
Multiply long	Cond	0	0	0	0	1	U	Α	s	RdHi		RdLo		R	n		1	0	0	1		Rr	n	
Single data swap	Cond	0	0	0	1	0	В	0	0	Rn		Rd	0	0	0	0	1	0	0	1		Rr	n	
Branch and exchange	Cond	0	0	0	1	0	0	1	0	1 1 1 1	1	1 1 1	1	1	1	1	0	0	0	1		Rı	า	
Halfword data transfer, register offset	Cond	0	0	0	Р	U	0	W	L	Rn		Rd	0	0	0	0	1	S	Н	1		Rr	n	
Halfword data transfer, immediate offset	Cond	0	0	0	Р	U	1	W	L	Rn	Rd Offset 1 S H 1 Off			Offs	set									
Single data transfer	Cond	0	1	1	Р	U	В	W	L	Rn	Rd Offset													
Undefined	Cond	0	1	1																1				
Block data transfer	Cond	1	0	0	Р	U S W L Rn Register list																		
Branch	Cond	1	0	1	L	Offset																		
Coprocessor data transfer	Cond	1	1	0	Р	U	N	W	L	. Rn CRd CP# Offset														
Coprocessor data operation	Cond	1	1	1	0	(	CP	Ор	С	CRn		CRd		CF	P#			СР		0		CR	m	
Coprocessor register transfer	Cond	1	1	1	0	CF	0	рс	L	CRn		Rd		CF	P#			СР		1		CR	m	
Software interrupt	Cond	1	1	1	1						Į	gnored by	pro	осе	sso	r								

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Figure 1-5 ARM instruction set formats

Some instruction codes are not defined but do not cause the Undefined instruction trap
to be taken, for instance a multiply instruction with bit [6] changed to a 1. These
instructions must not be used because their action might change in future ARM
implementations. The behavior of these instruction codes on the ARM7TDMI
processor is unpredictable.

- Note -----

# 1.4.2 ARM instruction summary

The ARM instruction set summary is listed in Table 1-2.

Table 1-2 ARM instruction summary

Operation		Assembly syntax					
Move	Move	MOV{cond}{S} Rd, <oprnd2></oprnd2>					
	Move NOT	MVN{cond}{S} Rd, <oprnd2></oprnd2>					
	Move SPSR to register	MRS{cond} Rd, SPSR					
	Move CPSR to register	MRS{cond} Rd, CPSR					
	Move register to SPSR	MSR{cond} SPSR{field}, Rm					
	Move register to CPSR	MSR{cond} CPSR{field}, Rm					
	Move immediate to SPSR flags	MSR{cond} SPSR_f, #32bit_Imm					
	Move immediate to CPSR flags	MSR{cond} CPSR_f, #32bit_Imm					
Arithmetic	Add	ADD{cond}{S} Rd, Rn, <0prnd2>					
	Add with carry	ADC{cond}{S} Rd, Rn, <oprnd2></oprnd2>					
	Subtract	SUB{cond}{S} Rd, Rn, <oprnd2></oprnd2>					
	Subtract with carry	SBC{cond}{S} Rd, Rn, <oprnd2></oprnd2>					
	Subtract reverse subtract	RSB{cond}{S} Rd, Rn, <oprnd2></oprnd2>					
	Subtract reverse subtract with carry	RSC{cond}{S} Rd, Rn, <0prnd2>					
	Multiply	MUL{cond}{S} Rd, Rm, Rs					
	Multiply accumulate	MLA{cond}{S} Rd, Rm, Rs, Rn					
	Multiply unsigned long	UMULL{cond}{S} RdLo, RdHi, Rm, Rs					
	Multiply unsigned accumulate long	UMLAL{cond}{S} RdLo, RdHi, Rm, Rs					
	Multiply signed long	SMULL{cond}{S} RdLo, RdHi, Rm, Rs					
	Multiply signed accumulate long	SMLAL{cond}{S} RdLo, RdHi, Rm, Rs					
	Compare	CMP{cond} Rd, <oprnd2></oprnd2>					
	Compare negative	CMN{cond} Rd, <oprnd2></oprnd2>					
Logical	Test	TST{cond} Rn, <0prnd2>					

Table 1-2 ARM instruction summary (continued)

Operation		Assembly syntax				
	Test equivalence	TEQ{cond} Rn, <0prnd2>				
	AND	AND{cond}{S} Rd, Rn, <oprnd2></oprnd2>				
	EOR	EOR{cond}{S} Rd, Rn, <oprnd2></oprnd2>				
	ORR	ORR{cond}{S} Rd, Rn, <oprnd2></oprnd2>				
	Bit clear	BIC{cond}{S} Rd, Rn, <0prnd2>				
Branch	Branch	B{cond} label				
	Branch with link	BL{cond} label				
	Branch and exchange instruction set	BX{cond} Rn				
Load	Word	LDR{cond} Rd, <a_mode2></a_mode2>				
	Word with user-mode privilege	LDR{cond}T Rd, <a_mode2p></a_mode2p>				
	Byte	LDR{cond}B Rd, <a_mode2></a_mode2>				
	Byte with user-mode privilege	LDR{cond}BT Rd, <a_mode2p></a_mode2p>				
	Byte signed	LDR{cond}SB Rd, <a_mode3></a_mode3>				
	Halfword	LDR{cond}H Rd, <a_mode3></a_mode3>				
	Halfword signed	LDR{cond}SH Rd, <a_mode3></a_mode3>				
	Multiple block data operations	-				
	Increment before	LDM{cond}IB Rd{!}, <reglist>{^}</reglist>				
	Increment after	LDM{cond}IA Rd{!}, <reglist>{^}</reglist>				
	Decrement before	LDM{cond}DB Rd{!}, <reglist>{^}</reglist>				
	Decrement after	LDM{cond}DA Rd{!}, <reglist>{^}</reglist>				
	Stack operation	LDM{cond} <a_mode4l> Rd{!}, <reglist></reglist></a_mode4l>				
	Stack operation, and restore CPSR	LDM{cond} <a_mode4l> Rd{!}, <reglist+pc>^</reglist+pc></a_mode4l>				
	Stack operation with user registers	LDM{cond} <a_mode4l> Rd{!}, <reglist>^</reglist></a_mode4l>				
Store	Word	STR{cond} Rd, <a_mode2></a_mode2>				
	Word with user-mode privilege	STR{cond}T Rd, <a_mode2p></a_mode2p>				

Table 1-2 ARM instruction summary (continued)

Operation		Assembly syntax
	Byte	STR{cond}B Rd, <a_mode2></a_mode2>
	Byte with user-mode privilege	STR{cond}BT Rd, <a_mode2p></a_mode2p>
	Halfword	STR{cond}H Rd, <a_mode3></a_mode3>
	Multiple block data operations	-
	Increment before	STM{cond}IB Rd{!}, <reglist>{^}</reglist>
	Increment after	STM{cond}IA Rd{!}, <reglist>{^}</reglist>
	Decrement before	STM{cond}DB Rd{!}, <reglist>{^}</reglist>
	Decrement after	STM{cond}DA Rd{!}, <reglist>{^}</reglist>
	Stack operation	STM{cond} <a_mode4s> Rd{!}, <reglist></reglist></a_mode4s>
	Stack operation with user registers	STM{cond} <a_mode4s> Rd{!}, <reglist>^</reglist></a_mode4s>
Swap	Word	SWP{cond} Rd, Rm, [Rn]
	Byte	SWP{cond}B Rd, Rm, [Rn]
Coprocessors	Data operation	CDP{cond} p <cpnum>, <op1>, CRd, CRn, CRm, <op2></op2></op1></cpnum>
	Move to ARM register from coprocessor	MRC{cond} p <cpnum>, <op1>, Rd, CRn, CRm, <op2></op2></op1></cpnum>
	Move to coprocessor from ARM register	MCR{cond} p <cpnum>, <op1>, Rd, CRn, CRm, <op2></op2></op1></cpnum>
	Load	LDC{cond} p <cpnum>, CRd, <a_mode5></a_mode5></cpnum>
	Store	STC{cond} p <cpnum>, CRd, <a_mode5></a_mode5></cpnum>
Software interrupt		SWI 24bit_Imm

### **Addressing modes**

The addressing modes are procedures shared by different instructions for generating values used by the instructions. The five addressing modes used by the ARM7TDMI processor are:

- **Mode 1** Shifter operands for data processing instructions.
- **Mode 2** Load and store word or unsigned byte.
- Mode 3 Load and store halfword or load signed byte.
- Mode 4 Load and store multiple.
- Mode 5 Load and store coprocessor.

The addressing modes are listed with their types and mnemonics Table 1-3.

Table 1-3 Addressing modes

Addressing mode	Type or addressing mode	Mnemonic or stack type
Mode 2 <a_mode2></a_mode2>	Immediate offset	[Rn, #+/-12bit_Offset]
	Register offset	[Rn, +/-Rm]
	Scaled register offset	[Rn, +/-Rm, LSL #5bit_shift_imm]
		[Rn, +/-Rm, LSR #5bit_shift_imm]
		[Rn, +/-Rm, ASR #5bit_shift_imm]
		[Rn, +/-Rm, ROR #5bit_shift_imm]
		[Rn, +/-Rm, RRX]
	Pre-indexed offset	-
	Immediate	[Rn, #+/-12bit_Offset]!
	Register	[Rn, +/-Rm]!
	Scaled register	[Rn, +/-Rm, LSL #5bit_shift_imm]
		[Rn, +/-Rm, LSR #5bit_shift_imm]
		[Rn, +/-Rm, ASR #5bit_shift_imm]
		[Rn, +/-Rm, ROR #5bit_shift_imm]
		[Rn, +/-Rm, RRX]!
	Post-indexed offset	-
	Immediate	[Rn], #+/-12bit_Offset
	Register	[Rn], +/-Rm
	Scaled register	[Rn], +/-Rm, LSL #5bit_shift_imm
		[Rn], +/-Rm, LSR #5bit_shift_imm
		[Rn], +/-Rm, ASR #5bit_shift_imn
		[Rn], +/-Rm, ROR #5bit_shift_imm
		[Rn, +/-Rm, RRX]

Table 1-3 Addressing modes (continued)

Addressing mode	Type or addressing mode	Mnemonic or stack type
Mode 2, privileged <a_mode2p></a_mode2p>	Immediate offset	[Rn, #+/-12bit_Offset]
	Register offset	[Rn, +/-Rm]
	Scaled register offset	[Rn, +/-Rm, LSL #5bit_shift_imm]
		[Rn, +/-Rm, LSR #5bit_shift_imm]
		[Rn, +/-Rm, ASR #5bit_shift_imm]
		[Rn, +/-Rm, ROR #5bit_shift_imm]
		[Rn, +/-Rm, RRX]
	Post-indexed offset	-
	Immediate	[Rn], #+/-12bit_Offset
	Register	[Rn], +/-Rm
	Scaled register	[Rn], +/-Rm, LSL #5bit_shift_imm
		[Rn], +/-Rm, LSR #5bit_shift_imm
		[Rn], +/-Rm, ASR #5bit_shift_imm
		[Rn], +/-Rm, ROR #5bit_shift_imm
		[Rn, +/-Rm, RRX]
Mode 3, <a_mode3></a_mode3>	Immediate offset	[Rn, #+/-8bit_Offset]
	Pre-indexed	[Rn, #+/-8bit_Offset]!
	Post-indexed	[Rn], #+/-8bit_Offset
	Register	[Rn, +/-Rm]
	Pre-indexed	[Rn, +/-Rm]!
	Post-indexed	[Rn], +/-Rm
Mode 4, load <a_mode4l></a_mode4l>	IA, increment after	FD, full descending
	IB, increment before	ED, empty descending
	DA, decrement after	FA, full ascending

**Table 1-3 Addressing modes (continued)** 

Addressing mode	Type or addressing mode	Mnemonic or stack type
	DB decrement before	EA, empty ascending
Mode 4, store <a_mode4s></a_mode4s>	IA, increment after	FD, full descending
	IB, increment before	ED, empty descending
	DA, decrement after	FA, full ascending
	DB decrement before	EA, empty ascending
Mode 5, coprocessor data transfer <a_mode5></a_mode5>	Immediate offset	[Rn, #+/-(8bit_Offset*4)]
	Pre-indexed	[Rn, #+/-(8bit_Offset*4)]!
	Post-indexed	[Rn], #+/-(8bit_Offset*4)

# Operand 2

An operand is the part of the instruction that references data or a peripheral device. Operand 2 is listed in Table 1-4.

Table 1-4 Operand 2

Operand	Туре	Mnemonic
Operand 2 < Oprnd2>	Immediate value	#32bit_Imm
	Logical shift left	Rm LSL #5bit_Imm
	Logical shift right	Rm LSR #5bit_Imm
	Arithmetic shift right	Rm ASR #5bit_Imm
	Rotate right	Rm ROR #5bit_Imm
	Register	Rm
	Logical shift left	Rm LSL Rs
	Logical shift right	Rm LSR Rs
	Arithmetic shift right	Rm ASR Rs
	Rotate right	Rm ROR Rs
	Rotate right extended	Rm RRX

### **Fields**

Fields are listed in Table 1-5.

Table 1-5 Fields

Туре	Suffix	Sets	Bi t
Field {field}	_c	Control field mask bit	3
	_f	Flags field mask bit	0
	_s	Status field mask bit	1
	_x	Extension field mask bit	2

#### **Condition fields**

Condition fields are listed in Table 1-6.

**Table 1-6 Condition fields** 

Field type	Suffix	Description	Condition
Condition {cond}	EQ	Equal	Z set
	NE	Not equal	Z clear
	CS	Unsigned higher, or same	C set
	CC	Unsigned lower	C clear
	MI	Negative	N set
	PL	Positive, or zero	N clear
	VS	Overflow	V set
	VC	No overflow	V clear
HI		Unsigned higher	C set, Z clear
	LS	Unsigned lower, or same	C clear, Z set
	GE	Greater, or equal	N=V (N and V set or N and V clear)
	LT	Less than	N<>V (N set and V clear) or (N clear and V set)

**Table 1-6 Condition fields (continued)** 

Field type	Suffix	Description	Condition
	GT	Greater than	Z clear, N=V (N and V set or N and V clear)
	LE	Less than, or equal	Z set or N<>V (N set and V clear) or (N clear and V set)
	AL	Always	Flag ignored

## 1.4.3 Thumb instruction summary

The Thumb instruction set formats are shown in Figure 1-6 on page 1-21.

See the *ARM Architectural Reference Manual* for more information about the ARM instruction set formats.