

CHAPTER 1: INTRODUCTION AND HISTORY

1.1 What is AXI?

AXI, or **Advanced eXtensible Interface**, is a **high-performance, on-chip communication protocol** designed by ARM as part of the **AMBA (Advanced Microcontroller Bus Architecture)** family. It is widely used in **System-on-Chip (SoC) designs** to connect **masters** (like CPUs or DMA controllers) with **slaves** (like memory modules or peripherals) efficiently.

AXI allows multiple transactions **simultaneously** (pipelining) and supports **high-speed data transfer** while maintaining flexibility in connection configurations.

1.2 Importance in Modern SoC Design

Modern SoCs require multiple components CPU, GPU, memory controllers, peripherals—to communicate quickly. AXI provides:

- **High throughput:** Can handle multiple read/write operations at the same time.
- **Low latency:** Fast data transfer with minimal wait.
- **Scalability:** Supports small embedded systems to large multi-core SoCs.
- **Flexibility:** Supports different types of data transfer, including bursts and streaming.

1.3 Evolution of AXI (AMBA History)

Year	AMBA Version	Key Features
1996	AMBA 1.0	Basic bus architecture for microcontrollers.
2000	AMBA 2.0	Introduced AHB (Advanced High-performance Bus) and APB (Advanced Peripheral Bus) .
2003	AMBA 3.0	Introduced AXI (AXI3) with pipelined transactions and burst transfers .
2010	AMBA 4.0	AXI4 standard introduced, improving throughput, simplicity, and streaming support .
2016	AMBA 5.0	AXI5 planned for next-gen SoCs , emphasizing low-latency and high-bandwidth interconnects.

1.4 AXI Versions and Variants

- **AXI3:** The first AXI standard, supports out-of-order transactions but less efficient than AXI4.
- **AXI4:** Current standard, widely used, supports **high-performance burst transfers** and pipelining.
- **AXI4-Lite:** A **simplified version** for low-throughput peripherals, single read/write at a time.
 - **AXI4-Stream:** **Streamng data interface**, ideal for audio/video or continuous data streams.

1.5 Key Advantages Over Older Bus Protocols

Compared to **AHB or APB**, AXI offers:


- **Multiple outstanding transactions:** Increases performance.
- **Flexible transaction ordering:** Supports out-of-order responses.
- **Independent read/write channels:** Allows simultaneous data transfers.

- **High-speed burst transfers:** Reduces control overhead.

CHAPTER 2: AXI ARCHITECTURE AND COMPONENTS

2.1 Master and Slave Concept

In AXI:



- **Master:** Initiates transactions (e.g., CPU, DMA controller).
- **Slave:** Responds to transactions (e.g., memory, peripheral devices).

Every communication involves a master sending **read or write requests** to a slave, and the slave returning the **requested data or acknowledgment**.

2.2 AXI Channels Overview

AXI defines **five independent channels**, allowing simultaneous operations without blocking:

Channel	Direction	Purpose
Read Address (AR)	Master → Slave	Sends read request with address, burst type, and ID.
Read Data (R)	Slave → Master	Returns the read data and status to the master.
Write Address (AW)	Master → Slave	Sends write request with address, burst type, and ID.
Write Data (W)	Master → Slave	Sends the data to be written to the slave.
Write Response (B)	Slave → Master	Sends acknowledgment for the write operation.

Key Point: These channels are **independent**, meaning read and write transactions can happen **simultaneously**, increasing system throughput.

2.3 AXI Signal Description Table

Channel	Signal	Direction	Description / Purpose
---------	--------	-----------	-----------------------


Read Address (AR)	ARADDR	Master Slave	→	Address of the first read transaction.
	ARID	Master Slave	→	Transaction ID for out-of-order responses.
	ARLEN	Master Slave	→	Number of data beats in a burst.
	ARSIZE	Master Slave	→	Size of each data beat (byte, half-word, word).
	ARBURST	Master Slave	→	Burst type: FIXED, INCR, WRAP.
	ARLOCK	Master Slave	→	Atomic access or exclusive access indicator.
	ARCACHE	Master Slave	→	Memory type (bufferable, cacheable).
	ARPROT	Master Slave	→	Protection type (privileged, secure, instruction/data).
	ARVALID	Master Slave	→	Indicates the read address is valid.
	ARREADY	Slave Master	→	Indicates the slave is ready to accept the read address.
Read Data (R)	RDATA	Slave Master	→	Data returned from the slave.
	RID	Slave Master	→	ID of the transaction to match the request.
	RRESP	Slave Master	→	Read response status (OKAY, EXOKAY, SLVERR, DECERR).
	RLAST	Slave Master	→	Indicates the last beat of a burst.
	RVALID	Slave Master	→	Indicates read data is valid.
	RREADY	Master Slave	→	Indicates the master is ready to accept data.
Write Address (AW)	AWADDR	Master Slave	→	Address of the first write transaction.
	AWID	Master Slave	→	Transaction ID for out-of-order write responses.
	AWLEN	Master Slave	→	Number of data beats in a write burst.
	AWSIZE	Master Slave	→	Size of each data beat.

	AWBURST	Master Slave	→	Burst type: FIXED, INCR, WRAP.
	AWLOCK	Master Slave	→	Atomic or exclusive access indicator.
	AWCACHE	Master Slave	→	Memory type for write (bufferable, cacheable).
	AWPROT	Master Slave	→	Protection type (privileged, secure, instruction/data).
	AWVALID	Master Slave	→	Indicates the write address is valid.
	AWREADY	Slave Master	→	Indicates the slave is ready to accept the write address.
Write Data (W)	WDATA	Master Slave	→	Data to be written to the slave.
	WSTRB	Master Slave	→	Byte lane strobe; indicates which bytes are valid.
	WLAST	Master Slave	→	Indicates the last beat of a write burst.
	WVALID	Master Slave	→	Indicates write data is valid.
	WREADY	Slave Master	→	Indicates the slave is ready to accept write data.
Write Response (B)	BID	Slave Master	→	Transaction ID corresponding to the write.
	BRESP	Slave Master	→	Write response status (OKAY, EXOKAY, SLVERR, DECERR).
	BVALID	Slave Master	→	Indicates the write response is valid.
	BREADY	Master Slave	→	Indicates the master is ready to accept the write response.
Optional Signals	ARQOS / AWQOS	Master Slave	→	Quality of service (priority level).
	ARREGION / AWREGION	Master Slave	→	Memory region specification for interconnect routing.

2.3 AXI Interconnect and Crossbar

In large SoCs, multiple masters and slaves exist.

Issued Order: $T1 \Rightarrow T2 \Rightarrow T3 \Rightarrow T4$



- **AXI Interconnect** acts like a **traffic controller**, connecting multiple masters to multiple slaves efficiently.
- **Crossbar switch** allows **parallel transactions**, ensuring one master can communicate with one or multiple slaves without blocking others.

2.4 Important AXI Components & Concepts

1. **ID Signals:** Unique ID for each transaction, allowing out-of-order responses.
2. **Burst Transfers:** Multiple consecutive data transfers using a single address phase (more efficient than single transfers).
3. **Transaction Ordering:** AXI supports:
 - **In-order** responses
 - **Out-of-order** responses (as long as IDs match)
4. **Handshaking (VALID & READY):**
 - **VALID:** Sender indicates data/address is valid
 - **READY:** Receiver indicates it is ready to accept data
 - Transfer occurs **only when both VALID and READY are high**.

2.5 Timing and Pipeline

- Each channel is **fully pipelined**, meaning **new transactions can start before the previous ones finish**.
- This allows **high throughput and low latency**.

CHAPTER 3: AXI PROTOCOL OPERATIONS

3.1 Overview of AXI Transactions

AXI transactions are the actual **data transfers** between master and slave. Each transaction uses the **five channels** introduced in Chapter 2.

- **Read Transaction:** Master requests data from slave.
- **Write Transaction:** Master sends data to slave.

The **key feature** of AXI is that **read and write operations are independent and can happen simultaneously**.

3.2 Read Transaction Steps

1. **Read Address Phase (AR):**
 - Master sends **read request** with the address, burst type, and ID.
 - VALID signal indicates the request is ready; slave asserts READY when it can accept it.
2. **Read Data Phase (R):**
 - Slave sends the requested **data** back to master along with the ID and response status.
 - The transaction is complete when all data in the burst is sent.

Example: Reading 4 words from memory in a single burst. The master sends **AR**, the slave responds with **R1, R2, R3, R4** sequentially.

3.3 Write Transaction Steps

1. **Write Address Phase (AW):**
 - Master sends **write request** with the address, burst length, and ID.
2. **Write Data Phase (W):**
 - Master sends **data to be written** to the slave.
 - Each data beat includes VALID/READY handshake.
3. **Write Response Phase (B):**
 - Slave sends a **write acknowledgment** back to the master.
 - Ensures the data was successfully written.

3.4 Burst Types

AXI supports **efficient data transfers** using bursts:

1. **FIXED Burst:** Data written to the **same address repeatedly** (rarely used).
2. **INCR Burst:** Address **increments** after each transfer (most common).
3. **WRAP Burst:** Address increments but wraps around at a **boundary** (useful for circular buffers).

Bursts reduce control overhead and increase system throughput.

3.5 Handshake Mechanism (VALID/READY)

- AXI uses **VALID and READY signals** for reliable communication.
- **Data is transferred only when VALID = 1 and READY = 1.**
- Allows **flow control** and prevents data loss when one side is not ready.

3.6 Out-of-Order Transactions


- AXI supports **multiple outstanding transactions**.

- Transactions can complete **out-of-order**, but **ID tags** ensure that data is correctly matched with requests.

3.7 Timing Diagram

A simplified timing diagram for a **read transaction**:


Time →



Similar timing applies to write operations using AW, W, and B channels.

AXI4 Connections and Channels

In its most basic configuration, the AXI protocol connects and facilitates communication between one master and one slave device. As expected, the master initiates and drives data requests, while the slave responds accordingly. This communication, or transactions as we will now refer to, occurs over multiple channels, each one dedicated to a specific purpose.



AXI Handshake Protocol

The sender must always assert a **VALID** signal before the receiver and keep it **HIGH** until the handshake is completed. By using handshakes, the speed and regularity of any data transfer can be controlled.

There are five channels, each one transmitting a data payload in one direction. Each channel implements a handshake mechanism, wherein the sender drives a **VALID** signal when it has prepared the payload for delivery and the receiver drives a **READY** signal in response when it is ready to receive the data. The data transfer is also known as a *beat*.


The five AXI4 channels are as follows:

- Write Address channel (AW): Provides address where data should be written (AWADDR)
- Can also specify burst size (AWSIZE), beats per burst (AWLEN + 1), burst type (AWBURST), etc.
- AWVALID (Master to Slave) and AWREADY (Slave to Master)
- Write Data channel (W): The actual data sent (WDATA)
- Can also specify data and beat ID
- Sender will always assert a finished transfer when done (WLAST)
- WVALID (Master to Slave) and WREADY (Slave to Master)
- Write Response channel (B): Status of write (BRESP)

- BVALID (Slave to Master) and BREADY (Master to Slave)
- Read Address channel (AR): Provides address where data should be read from (ARADDR)
- Can also specify burst size (ARSIZE), beats per burst (ARLEN + 1), burst type (ARBURST), etc.
- ARVALID (Master to Slave) and ARREADY (Slave to Master)
- Read Data channel (R): The actual data sent back
- Can also send back status (RRESP), data ID, etc.
- Sender will always assert a finished transfer when done (RLAST)
- RVALID (Slave to Master) and RREADY (Master to Slave)


Here is an example of a typical read/write AXI transaction.

- To write, the master first provides the address (0x0) to write to, as well as the data specifications (4 beats of 4 bytes each, data type of INCR). Both the master and slave then exchange a handshake for verification.
- The master then prepares and writes the actual data payload to send over the channel (0x10, 0x11 0x12, and 0x13), again using a handshake to verify the transfer. The master will signal the end of the payload to the slave using WLAST.
- The slave responds with a status of the write and whether it was successful or a failure (all OKAY in this case) and finishes the entire transaction with another handshake.



A typical AXI Write transaction

- To read, the master first provides the first address to read from (0x0), as well as the data specifications (4 beats of 4 bytes each, data type of INCR). The usual handshake occurs.
- The slave then provides the actual data payload, as well as the status of each beat (all beats are OKAY). The slave will signal the end of the payload to the master using RLAST. As we can see, what was written to the specified addresses was the same as what was read back.



A typical AXI Read transaction

We can also get an idea about what an AXI read and write cycle would look like in simulation through the 7 Series MIG documentation ([UG586](#)). As we can see, an AXI write consists of a command cycle (define address and burst length), data cycle (putting the data payload over the channel), and a response cycle (checking if the data was received). The master defines the payload specifications and writes the actual data payload (5a5aa5a5 at address 00000000). The slave toggles s_axi_bvalid, exchanging a handshake that signifies the transfer was successful.

CHAPTER 4: AXI VARIANTS AND APPLICATIONS

4.1 AXI Variants

AXI has several versions and specialized variants to suit different applications. Understanding these is essential for VLSI design.

4.1.1 AXI4

- **Standard high-performance version of AXI.**
- Supports:
 - **Burst transfers**
 - **Multiple outstanding transactions**
 - **Out-of-order responses**
- Ideal for **high-speed memory access** and general-purpose SoC interconnects.

4.1.2 AXI4-Lite

- **Simplified version of AXI4.**
- Only supports **single read/write transactions** (no bursts).
- Uses **fewer signals**, making it ideal for **low-throughput peripherals** like registers and control interfaces.
- Advantages:
 - Low complexity
 - Small resource usage in FPGA/ASIC

4.1.3 AXI4-Stream

- Designed for **continuous streaming data**.
- Does **not use addresses**; data flows directly from master to slave.
- Ideal for **audio, video, and sensor data** in high-speed pipelines.
- Supports **pipelined streaming**, which ensures **zero latency stalls** when data is ready.

4.1.4 AXI3

- **Older version** of AXI, mainly for legacy support.
- Supports out-of-order transactions, but less efficient than AXI4.
- Limited burst size compared to AXI4 (max 16 beats).

4.2 Typical Applications in VLSI/SoCs

AXI is widely used in modern SoCs for:

1. **CPU and Memory Interface**
 - High-speed communication between processor cores and DRAM.
2. **DMA Controllers**
 - Transfer large data blocks between memory and peripherals efficiently.
3. **Peripherals and Registers**
 - Using AXI4-Lite for low-throughput register access.
4. **Streaming Interfaces**
 - Audio, video, or sensor pipelines using AXI4-Stream for real-time data transfer.
5. **Interconnect Fabric**
 - AXI crossbars allow multiple masters and slaves to communicate simultaneously, improving overall throughput.

4.3 Advantages of Using AXI Variants

Variant	Key Advantage
AXI4	High throughput, pipelined, supports bursts
AXI4-Lite	Simple, low-resource peripheral interface
AXI4-Stream	Real-time streaming with zero address overhead
AXI3	Legacy support for older designs

CHAPTER 5: ADVANTAGES, LIMITATIONS, AND FUTURE TRENDS

5.1 Advantages of AXI

AXI is a high-performance, flexible protocol widely used in SoCs. Key advantages include:

1. **High Throughput**
 - Independent read/write channels and burst transfers allow multiple transactions simultaneously.
2. **Low Latency**

- Pipelined and out-of-order operations reduce wait times for data.

3. Scalability

- Supports small embedded systems to multi-core SoCs with multiple masters and slaves.

4. Flexibility

- Various variants (AXI4, AXI4-Lite, AXI4-Stream) for different data types and throughput requirements.

5. Ease of Integration

- Standardized protocol supported by many IP cores and FPGA/ASIC tools.

5.2 Limitations of AXI

Despite its advantages, AXI has some limitations:

1. Complexity

- Full AXI4 implementation requires many signals and careful design for correct timing.

2. Resource Usage

- Large interconnects, crossbars, and buffering can increase FPGA/ASIC resource consumption.

3. Design Verification

- Out-of-order and multiple outstanding transactions increase verification complexity.

5.3 Comparison with Other Protocols

Protocol	Throughput	Simplicity	Use Case
AXI4	High	Moderate-High	CPU-memory, DMA, high-speed interconnects
AXI4-Lite	Low	Simple	Peripheral registers
AHB	Medium	Simple	Legacy SoCs
APB	Low	Very Simple	Low-speed peripherals

AXI is preferred in **modern high-performance SoCs**, while APB and AHB are often used for **legacy or low-throughput peripherals**.

5.4 Future Trends

- **AMBA 5 and beyond:** Focus on **higher bandwidth, lower latency, and security**.
- **Integration with AI/ML SoCs:** Streaming interfaces (AXI4-Stream) will play a major role in **real-time data processing**.
- **Resource-optimized AXI implementations:** For **low-power and embedded devices**.

REFERENCES

1. **ARM AMBA AXI4 Specification** – <https://developer.arm.com/documentation/ih0022/latest>
2. **AXI4-Lite & AXI4-Stream** – <https://developer.arm.com/architecture/amba>
3. **AMBA 5 AXI5 Overview** - <https://developer.arm.com/documentation/ih0053/latest>
4. **AXI Tutorial & Technical Papers** – <https://www.arm.com/why-arm/technologies/amba>