

## Driver Board V5.3, DB8 Test Results

### 1. Driver Board Initial Test

- Do visual inspection to make sure that all parts are on the board (Pass)
- Check the input pins to make sure they are not shorted
- Plug into power, turn it on, check for smoke
- Measure 5V,  $\pm 15$ V, 24V, 2.5V, 3.3V, -50 voltages and current draw (when possible).

**Table 1: Power Supply Voltages**

	+5V	+15V	-15V	+24V	1.5V	2.5 V	3.3	-50
Voltage	4.857	14.93	-15.03	23.95	1.493	2.319	3.279	-58.42
Current	348mA	109mA	101mA	.001				

- Use the thermal image to look for hot spots
  - Hook up JTAG (interface) to FPGA and program. FlashPro will give pass/fail on programming.
- Hook up camera link interface. Type "lse\_term". Pass/fail is seeing LSE prompt on GSE after power cycle.
  - Type "\$vdm60f.fpg" to load "vdm60f" to set the DAC voltages and set up and start the sequencer in timer mode.
  - Check DACs: set DAC voltage (record set value in Table 2), measure output at DAC (record in Table 3). Value should be within 1% of full scale of expected values.

**Table 2: DAC Set Values**

DAC SET	Set (Hex)	Set (Dec)	/4096	Expected Value
PP (DAC 0)	0900	2304	.5625	.856
PN (DAC 1)	09C4	2500	.61035	2.014
SP (DAC 2)	04A6	1190	.29052	0.959
SN (DAC 3)	0A0A	2570	.62744	2.076
RP (DAC 4)	0280	640	.15625	0.516
RN (DAC 5)	0995	2453	.59888	1.976
IDP (DAC 6)	0CE4	3300	.80566	2.659
IDN (DAC 7)	0CE4	3300	.80566	2.659

**Table 3: DAC Voltages**

DAC	1	2	3	4
VREF	3.310	3.310	3.310	3.310
PP (DAC 0)	1.856	1.859	1.870	1.848
PN (DAC 1)	2.019	2.025	2.026	2.018
SP (DAC 2)	.955	0.974	0.960	0.962
SN (DAC 3)	2.052	2.082	2.071	2.068
RP (DAC 4)	.509	0.517	0.518	0.518
RN (DAC 5)	1.983	1.988	1.977	1.978
IDP (DAC 6)	2.659	2.668	2.647	2.672
IDN (DAC 7)	2.680	2.648	2.682	2.659

- Measure the voltages of the clock regulators associated with each CCD.

**Table 4: Regulator Voltages**

CCD	PP	PN	SP	SN	RP	RN	IDP	IDN
CCD1	2.051	-8.12	5.935	-3.894	9.97	-3.328		
CCD2	2.038	-8.13	5.783	-4.201	9.86	-3.390		
CCD3	2.089	-8.12	5.955	-4.045	9.85	-3.286		
CCD4	2.005	-8.09	5.851	-4.110	9.86	-3.264		

- Using the LSE, query each of the housekeeping values for each of the driver board voltages and record below.

**Table 5: Housekeeping Voltages**

CCD	PP	PN	SP	SN	RP	RN	IDP	IDN
CCD1	2.06	-8.08	5.94	-4.14	9.99	-3.31	-16.43	12.14
CCD2	2.06	-8.02	6.05	-3.95	9.85	-3.19	12.10	12.22
CCD3	2.11	-8.06	5.82	-4.20	9.88	-3.30	12.17	12.09
CCD4	2.01	-8.04	6.01	-3.79	9.95	-3.27	12.18	12.22

- With the sequencer running in timer mode, measure clock timing and amplitude with oscilloscope. Clocks to measure: parallel (framestore and imaging, 3 clocks each), serial (3 clocks), CI gate (1), reset gate (1): 11 clocks. Any visible jitter on the 'scope is a problem, as the sequencer is better than the 'scope. Attach scope photos for each clock to the end of this document.

8. Connect a known good video board and, while the sequencer is running, and verify that each of the four ADC's are functioning by observing each of the 6 signals associated with the ADC's and record this functioning below.

**Table 6: Video Board ADC Functionality**

<b>CCD</b>	<b>SCLK</b>	<b>CNV</b>	<b>SDO-A</b>	<b>SDO-B</b>	<b>SDO-C</b>	<b>SDO-D</b>
<b>CCD1</b>	OK	OK	OK	OK	OK	OK
<b>CCD2</b>	OK	OK	OK	OK	OK	OK
<b>CCD3</b>	OK	OK	OK	OK	OK	OK
<b>CCD4</b>	OK	OK	OK	OK	OK	OK

9. Using the SW available, obtain and observe the video files that are created by the board set and verify that all sixteen channels produce a valid video image.

<b>CCD, Channel</b>	<b>Valid Image?</b>
<b>1, A</b>	OK
<b>1, B</b>	OK
<b>1, C</b>	OK
<b>1, D</b>	OK
<b>2, A</b>	OK
<b>2, B</b>	OK
<b>2, C</b>	OK
<b>2, D</b>	OK
<b>3, A</b>	OK
<b>3, B</b>	OK
<b>3, C</b>	OK
<b>3, D</b>	OK
<b>4, A</b>	OK
<b>4, B</b>	OK
<b>4, C</b>	OK
<b>4, D</b>	OK

Scope Images of Clocks

Figure 1: CCD1 FS




Figure 2: CCD1 IA




Figure 3: CCD1 OR




Figure 4: CCD1 RG




Figure 5: CCD2 FS




Figure 6: CCD2 IA




Figure 7: CCD2 OR




Figure 8: CCD2 RG




Figure 9: CCD3 FS




Figure 10: CCD3 IA






Figure 11: CCD3 OR




Figure 12: CCD3 RG




Figure 13: CCD4 FS




Figure 14: CCD4 IA




Figure 15: CCD4 OR




Figure 16: CCD4 RG

