

Conclusion table

Component	Metric	Conventional Design	Proposed Hybrid Design Improvement
<b>16- bit adders</b>	Power Consumption	Ling adder	25.79% reduction
	Delay	Ling adder	6.797% reduction
	Power delay product	Ling adder	30.836% reduction
<b>32-bit Adder</b>	Power Consumption	Ling adder	33.63% reduction
	Delay	Ling adder	18.6% reduction
	Power delay product	Ling adder	45.64% reduction
	Power Consumption	Sparse Kogge–Stone adder	33.63% reduction
	Delay	Sparse Kogge–Stone adder	15.36% reduction
	Power delay product	Sparse Kogge–Stone adder	43.82% reduction
<b>16-bit Multiplier</b>	Power Consumption	Vedic Multiplier	62.415% reduction
	Power delay product	Vedic Multiplier	41.535% reduction
	Power Consumption	Wallace Tree Multiplier	69.192% reduction
	Power delay product	Wallace Tree Multiplier	60.257%
<b>16-bit 16 tap FIR Filter</b>	Power Consumption	FIR_Arithmetic Operators	83.82% reduction
	Delay	FIR_Arithmetic Operators	12.721% reduction
	Power-Delay Product (PDP)	FIR_Arithmetic Operators	85.87% reduction