Expt.No.

Page No./
Date./

Objective :: XNOR GATE design using VHDL ii) NAND GATE design using VHDL

Theory: The XNOR GATE and NAND GATE is a digital logic GATE whose functions are the logical complement of the exclusive OR (XOR) gate and AND gate nespectively. Two input version of XNOR implements logical equality, behaving according to the touth table, hence XNOR gate is sometimes called as "equivalence gate". In case of XNOR gate a high output (1) hesults if both of the inputs to the gate are the same. In case of NAND gate (3-input) a high output (1) nesults if all among the inputs to the gate are at low level (0).


Boolean expression of XNOR Gate: Q = A&B = AOB Boolean expression of NAND Gate: Q = A.B.C


Truth table :

2 imput XVOR gate: 3 input NAND Grate:

-11							DESCRIPTION OF THE PERSON OF T		
	1	R	Y= AOB		A	B	C	Y = A.B.C	
-	A	0	1		0	0	0		
	0		2		2	0	1	1	
1	0		V		0	(a)	0	1	
3		O	0		U	WI	1		
The same of	1	1	1		0				

OXFORD





904 = TEN 3 input NAND GATE

Page No. Date.

A	В	C	Y=A.B.C
1	.0	0	1
1	0	1	1
1	1	0	1
1			0

Code :

2-ineput XNOR:

Main code: Libnary IFFE;

USE TEEF. STD\_LOGIC\_1164.ALL;

entity xnon-gate is

Pont (a,b: in std-logic;

q: out std-logic);

end Xnon\_gate;

anchitecture ntl of xmon\_gate is

begin

q (= (a and b) on (not(a) not and not(b));

end ntl;

Testbench code: -- Testbench for XNOR gate Library IFEE; use IEEE. std\_logic\_1164.all

OXFORD

Teacher's Signature .....

Page No./
Date./

```
entity testbench is -- empty end testbench;
```

anchitecture to for of testbench is

-- DUT component

component xnon-gate is

pont (

a: in std-logics
b: in std-logic
q: in std-logic);
q: in std-logic);

end components

Signal a\_in, b\_in, q\_out: Std\_logic;

begin

-- Connect DUT

DUT: xmon-gate pont map(a-in, b-in, q-out);

begin

a\_in <= '0';

b\_in <= '0';

Teacher's Signature .....

OXFORD

OXSORD

```
Wait for 1 ns;
     a_in <= 101;
     b-in <= '1';
     wait for 1 ms;
    a_im <= 1';
    b-in <= 10';
    Wait for Ins;
    a_in <= '1';
    b-in <= (01);
    wait for 1 ms;
    waits
   end phocess;
end tbi
3-input NAND gate sign
Main code - Library IFFE:
           use IEEE.std_logic_1164.all;
            entity mand gate is
            port (
              a: in std_logic;
              b: in std-logici
              C: in Std_logici
            q: out std_logic);
end mand-gate;
                                  Teacher's Signature .....
```

Page No./ Date./

anchitecture ntl of namd-gate is 9 = mot (a and b and c) end ntli

Jestbench code:

-- Testbench for NAND gate Library IEEE;

use IEEE. std\_logic\_1164.alli

entity testbench is

-- empty

end testbench;

anchitecture to of testbench is

-- DUT component

component mand-gate is

Port C

a: in std\_logic;

b: im std\_logic;

c: in Std\_Logic;

OXFORD q: out std\_logic);

end components

Teacher's Signature .....

OXFORD'

```
signal a_im, b_im, & c_im, q_out: Std_logicis
   -- Connect DUT
   DUT: nand-gate pont map (a-in, b-in, c-in, q-out);
   Phocess
   begin
      a-in <= '0's
      b-in <= '0';
     C-IM <= 'O';
     wait for 1 ns;
      a_in <= '0';
      b-in (= '0';
      C-in <= '1';
      wait for 1 ms;
      a_in (= '0';
     b-in = '1';
     (-in <= '0';
     wait for 1 ms;
     a-in (= '0')
      b-in <= '1';
     c_in (= 1';
     wait for 1 ms;
                                 Teacher's Signature .....
```

Page No./ Date./

a\_im <= '1'; b\_im <= '0'; C\_im <= '0'; Wait for 1 ms;

a\_im <= '1'; b\_\_im <= '0'; C\_im <= '1';

wait for 1 ms;

a\_in <= (1'; b\_in <= '1'; (\_in <= '0'; wait for Ins;

a\_in <= '1'; b\_in <= '1'; c\_im <= '1'; wait for 1 ns;

end process;

end this

OXFORD

Conclusion: Here in this experement we have designed logic gates using VHDL programming in EDA playground.

Teacher's Signature .....

