Chip design (wire edges shown)

