[A Unit of Vivekananda Vidyavardhaka Sangha Puttur @]

Affiliated to Visvesvaraya Technological University

Approved by AICTE New Delhi & Recognised by Govt of Karnataka

TCP02 Rev 1.4 EC 16/08/24

#### **COURSE PLAN**

#### A. COURSE OVERVIEW

Degree:	B.E.	Programme:	EC
Academic Year:	2024-25	Semester:	III
Course Title:	Digital System Design Using Verilog	Course Code:	BEC302
L-T-P-S:	3-0-2-0	Duration of SEE	3 Hrs
Total Contact Hours:	40 hours theory + 8-10 lab slots	SEE Marks:	50*
CIE Marks:	50	IA Test	25
Credits:	4	Lab Components	25
Lesson Plan Author:	Mr. Shreyas H	Sign	Date 16/08/24
Checked By:	Mr. Akshay S P	Sign	Date 16/08/24

<sup>\*</sup>The SEE will be conducted for 100 marks and proportionally reduced to 50 marks.

#### **B. PREREQUISITES**

- The fundamentals of Introduction to Electronics Engineering (BESCK104C-204C).
- The basic knowledge of Introduction to C Programming (BESCK104E-204E).
- The fundamentals of Introduction to Electrical Engineering (BESCK104B-204B).

#### C. COURSE DESCRIPTION

#### i) Course Outcomes

At the end of the course, the student will be able to:

- 1. Simplify Boolean functions using K-map and Quine-McCluskey minimization technique.
- 2. Analyze and design for combinational logic circuits.
- 3. Analyze the concepts of Flip Flops (SR, D, T and JK) and to design the synchronous sequential circuits using Flip Flops.
- 4. Model Combinational circuits (adders, subtractors, multiplexers) and sequential circuits using Verilog descriptions.

#### ii) Relevance of the Course

- VLSI Design and Testing
- VLSI Laboratory
- Advanced VLSI
- Advanced Design Tools for VLSI

#### iii) Applications areas

- Verilog hardware description language has become an industry standard as a result of
  extensive use in the design of integrated circuit chips and digital systems.
- Supports mixed-level design representations comprising switches, gates, RTL, and higher levels of abstractions of digital circuits.
- Design of FPGA and ASIC.
- Information (computers), Telecommunications, Control systems etc.

Henringt

ASP

a hart

Prepared by: Shreyas H Checked by: Akshay S P

HOD

[A Unit of Vivekananda Vidyavardhaka Sangha Puttur ®]

Affiliated to Visvesvaraya Technological University

Approved by AICTE New Delhi & Recognised by Govt of Karnataka

TCP02 Rev 1.4 EC 16/08/24

COURSE PLAN

#### D1. ARTICULATION MATRIX, CO v/s PO

Mapping of CO to PO												
		POs										
COs	1	2	3	4	5	6	7	8	9	10	11	12
1. Simplify Boolean functions using K-map and Quine-McCluskey minimization technique.		3	2	-	-	-	-	-	-	-	1	3
2. Analyze and design for combinational logic circuits.	3	3	2	1	3	-	-	-	2	-	1	3
3. Analyze the concepts of Flip Flops (SR, D, T and JK) and to design the synchronous sequential circuits using Flip Flops.	3	3	2	-	3	1	-	-	2	-	2	3
4. Model Combinational circuits (adders, subtractors, multiplexers) and sequential circuits using Verilog descriptions.	3	3	2	1	3	1	-	-	2	-	2	3

D2. ARTICULATION MATRIX, CO v/s PSO

Mapping of CO to PSO		
	PS	SOs
COs	1	2
1. Simplify Boolean functions using K-	3	-
map and Quine-McCluskey minimization		
technique.		
2. Analyze and design for combinational	3	-
logic circuits.		
3. Analyze the concepts of Flip Flops	3	1
(SR, D, T and JK) and to design the		
synchronous sequential circuits using		
Flip Flops.		
4. Model Combinational circuits (adders,	3	1
subtractors, multiplexers) and sequential		
circuits using Verilog descriptions.		

### E. MODULE PLANS

#### MODULE - I

MODULE - I				
Title: Principles of Combinational Logic Appr. Time:	8 Hrs			
MO:	RBT			
At the end of the Module, the student will be able to:				
1. Define Combinational logic and canonical forms.	L1			
2. Describe combinational logic by Boolean equations, truth tables or logic diagrams.	L2			
3. Construct the truth table for various verbal problem statement.				
4. Develop the karnaugh maps for reducing Boolean equations.				
5. Minimize the logic circuits by applying various reduvtion techniques like K-map and				
Quine-McCluskey.				
Lesson Schedule:				
Lecture Portion to be covered	CO			
No.				

[A Unit of Vivekananda Vidyavardhaka Sangha Puttur ®] Affiliated to Visvesvaraya Technological University

T*C*P02 Rev 1.4 E*C* 16/08/24

Approved by AICTE New Delhi & Recognised by Govt of Karnataka

#### **COURSE PLAN**

	<u> </u>	
1	Definition of combinational logic, canonical forms,	CO1
2	Generation of switching equations from truth tables,	CO1
3	Karnaugh maps-3,4,5 variables,	CO1,2
4	Karnaugh maps-3,4,5 variables,	CO1,2
5	Karnaugh maps-3,4,5 variables,	CO1,2
6	Incompletely specified functions (Don't care terms).	CO1
7	Simplifying Max term equations,	CO1,2
8	Quine-McClusky techniques – 3 & 4 variables	CO1,2
	•	

#### Application Areas:

- •Karnaugh maps are used to simplify real-world logic requirements so that they can be implemented using a minimum number of physical logic gates.
- The Karnaugh map reduces the need for extensive calculations by taking advantage of humans pattern-recognition capability.
- Q-M method are used to simplify real-world logic requirements so that they can be implemented using a minimum number of physical logic gates.
- Q-M method reduces the need for extensive calculations by taking advantage of humans pattern-recognition capability.

- 1 Define the following: i)TVUM table, ii)Combinational Circuit, iii)Canonical SOP, iv)Canonical POS. (CO1)
- 2 Define K-map, incompletely specified function, essential prime implicants and grey code. (CO1)
- Write the truth table and design a circuit to generate output using K-map for the problem statement given:output of a combinational circuit having 4 inputs and an output becomes logical '1' when two or more inputs go to logical level '1'. (CO2)
- 4 Simplify the following logical expressions using Karnaugh maps, Y=ĀB+AB+AB(CO2)
- 5 Express the following function in standard SOP form, F1=AB+CD+ABC(CO1)
- Simplify using Kamaugh map. Write the Boolean equation and realize using NAND gates.  $D = f(w,x,y,z) = \sum_{i=1}^{n} (0,2,4,6,8) + \sum_{i=1}^{n} d(10,11,12,13,14,15)$  (CO2)
- 7 Use the K-map method to simplify the following function (CO2) i.  $f1(A,B,C,D,E)=\Sigma m(8,9,10,11,13,15,16,18,21,24,25,26,27,30,31)$  ii.  $f2(A,B,C,D)=\Sigma m(1,3,5,8,9,11,15)+d(2,13)$
- Two motors M2 and M1 are controlled by three sensors S3, S2 and S1. One motor M2 is to run any time all three sensors are on. The other motor is to run whenever sensors S2 or S1 but not both are on and S3 is off. For all sensor combinations where M1 is on, M2 is to be off except when all the three sensors are off and then both motors must remain off. Construct the truth table and write the Boolean output equation.(CO2)
- 9 Use the Quine-McCluskey method to simplify the following function (CO2) i.  $f1(A,B,C,D,E)=\Sigma m(8,9,10,11,13,15,16,18,21,24,25,26,27,30,31)$  ii.  $f2(A,B,C,D)=\Sigma m(1,3,5,8,9,11,15)+d(2,13)$
- Define prime implicant and essential prime implicant. Find prime implicant and essential prime implicants for the following function using Quine-McClusky method:  $f(a, b, c, d) = \Sigma m(0, 2, 3, 6, 7, 8, 10, 12, 13)$  (CO1)
- 11 Design a combinational circuit to output the 2's complement of a 4 bit binary number.(CO2)
- 12 Identify all prime implications and essential prime implications of following function using k-map.
  - $f(a, b, c, d) = \Sigma m(6, 7, 9, 10, 13) + dc(1, 4, 5, 11, 15)$ . Draw the diagram using NAND gates. (CO2)

[A Unit of Vivekananda Vidyavardhaka Sangha Puttur ®] Affiliated to Visvesvaraya Technological University Approved by AICTE New Delhi & Recognised by Govt of Karnataka

TCP02 Rev 1.4 EC 16/08/24

#### **COURSE PLAN**

13 Explain briefly K-map, incompletely specified functions, essential prime implicants and Grey code. (CO1)

#### MODIII F

MODUI	LE - II	
1	Logic Design with MSI Components and Programmable Logic Appr. Time: Devices	8 Hrs
MO:	,	RBT
At the en	nd of the Module, the student will be able to:	
1 Under	stand the concepts of adders, subtractors, Multiplier and dividers	L2
2 Under	stand the concepts of Decoder, Encoder, Multiplexer and Demultiplexer	L2
3 Unders	stand the importance of look ahead carry adder, binary comparators etc.	L2
4 Unders	stand Programmable Logic Devices.	L2
5 Constr	ruct various combinational circuits.	L3
Lesson S	Schedule:	
Lecture	Portion to be covered	CO
No.		
1	Decoders,	CO1,2
2	Encoders,	CO1,2
3	Digital multiplexers	CO1,2
4	Adders and subtractors,	CO1,2
5	Look ahead carry,	CO1,2
6	Binary comparators.	CO1,2
7	Programmable Logic Devices,	CO1,2
8	Complex PLD.	CO1,2
Applicat	tion Areas:	

- •MUX is used as a single pole multiposition switch.
- A desktop PC uses a parallel adder, because it wants to be able to do as much arithmetic as possible in a given amount of time
- Encoders are used to convert a certain type of characters into other type of signals.
- For example encoders are used to convert way file into mp3 format and also they are used in modem(ADC). Because modem receives analog inputs from transmission line but computers only understand digital binary inputs.
- Application of decoders are code converters, implementation of combinational circuits, address decoding, BCD to 7-segment decoder.

- Define encode, decoder, priority encoder and multiplexer. (CO1)
- Write block diagram representation of a full adder using 3:8 decoders. (CO1)
- Design full adder using i)8:1 MUX and ii)4:1 MUX (CO2)
- Explain full adder using 3:8 decoder. (CO1)
- Design 2 bit comparator and briefly explain. (CO2)
- Draw the logic diagram of 2 to 4 decoder with active low enable and active high data outputs. Construct a truth table and identify the data inputs, enable inputs and the outputs. Describe the circuit function. Draw the logic symbol.(CO2)
- Explain the terms (CO1)
  - i) Ripple- carry propagation
  - ii) Propagation delay
  - iii) Look- ahead carry
- Design a circuit that realizes the following two functions using a decoder and logic gates:

[A Unit of Vivekananda Vidyavardhaka Sangha Puttur @]

Affiliated to Visvesvaraya Technological University

Approved by AICTE New Delhi & Recognised by Govt of Karnataka

TCP02 Rev 1.4 EC 16/08/24

**COURSE PLAN** 

	COURSETERIT			
	$F1(A, B) = \Sigma m(0, 3)$ and $F2(A, B) = \Sigma m(1, 2)$ (CO2)			
9	Define encoder. Design decimal-to-BCD encoder?( CO2)			
10	Write a short note on Priority encoder.( CO1)			
11 Implement the following using 3 to 8 decoder with active low enable and active high outputs				
	i) $f_1(a, b, c, d) = \Sigma m(0, 1, 5, 6, 7, 9, 10, 15)$			
	ii) $f_2(a, b, c) = \Pi(1, 3, 6, 7)$ (CO2)			
12	Explain 4-bit carry look-ahead adder with necessary diagrams and relevant expressions. (CO1)			
13	Design 4 line to 2 line priority encoder which gives MSB the highest priority and LSB least			
	priority. (CO2)			

#### **MODULE - III**

111000	32 111			
Title: F	lip-Flops and its Applications	Appr. Time:	8 Hrs	
MO:				
At the er	nd of the Module, the student will be able to:			
1 Introdu	ace the basics of digital circuits using building blocks such as gates	and Flip	L1	
Flops.				
2 Disting	guish between combinational and sequential circuits, between syr	nchronous and	L2	
asynchro	onous sequential circuits			
3 Descri	be the flip flops with their characteristic equation.		L2	
4 Unders	stand the applications of sequential circuits		L2	
5 Differe	entiate between counters and registers		L2	
Lesson S	Schedule:			
Lecture	Portion to be covered		CO	
No.				
1	Basic Bistable elements,		CO3	
	Latches,		CO3	
3	The master-slave flipflops : SR flip-flops, JK flip-flops,		CO3	
4	D Flipflops, T flipflops		CO3	
5	Characteristic equations,		CO3	
6	Registers		CO3	
7	Binary ripple counters,		CO3	
8	Synchronous binary counters.		CO3	
Application Areas:				

#### **Application Areas:**

- •Flip flops can be used extensively to transfer the data.
- Flip flops are used for digital data storage and hence can be used in computers in the form of memory elements.
- Another major application of flip flops is a digital counter. It is used to count pulses or events and it can be made by connecting a series of flip flops. The major application of a shift register is parallel to serial data conversion. Shift
- •registers are also used as keyboard encoders. Sequential circuits are used to sequence data for microprocessors.
- Counters are one of the many applications of sequential logic that has a widespread use from •simple digital alarm clocks to computer memory pointers.

- 1 Define bistable element, latch, flip flop and function table.(CO3)
- 2 Sketch timing diagrams for JK flip flop and D flip flop. (CO3)
- 3 Explain M/S JK flip-flop with the help of circuit diagram and waveforms. (CO3)
- 4 Find characteristic equations for T and SR flip-flops with the help of function tables. ((CO3)

[A Unit of Vivekananda Vidyavardhaka Sangha Puttur @]

Affiliated to Visvesvaraya Technological University

Approved by AICTE New Delhi & Recognised by Govt of Karnataka

TCP02 Rev 1.4 EC 16/08/24

**COURSE PLAN** 

	COURSL PLAN						
		(CO3)					
	5	List the functions of asynchronous inputs(CO3)					
	6	Explain the different types of flip-flops along with their truth table. Also explain the					
		race-around condition in a flip-flop.( CO3)					
	7	Explain the concept of johnson counter with neat circuit diagram.(CO3)					
	8	State various applications of shift register.(CO3)					
		With the help of a diagram, explain the following with respect to shift register:(CO3)					
		I) Ring counter and twisted ring counter using JK flip flop					
	10	List the basic types of shift registers in terms of data movement.(CO3)					
	11	Explain clocked SR flip-flop using NAND gates with necessary truth table and waveform.					
		(CO3)					
	12	Explain with neat diagram and truth table, a four bit SIPO shift register to store binary number					
L		1011. (CO3)					
	13	What is race around condition? Explain JK master slave flip flop with a diagram, function					
		table and timing diagram. (CO3)					

#### **MODULE - IV**

Title: In	troduction to Verilog, Verilog Data flow description	Appr. Time:	8 Hrs		
MO:	<u> </u>		RBT		
At the er	At the end of the Module, the student will be able to:				
1.Unders	tand instantiation of gates, gate symbols, and truth tables for and/o	or and buf/not	L2		
type gates.					
2. Constr	ruct a Verilog description from the logic diagram of the circuit.		L3		
3. Descri	be data flow description in verilog HDL.		L2		
	ibe the continuous assignment (assign) statement, restrictions of t and the implicit continuous assignment statement.	on the assign	L2		
	e expressions, operators, and operands		L1		
	chedule:				
Lecture					
No.					
1	Introduction to Verilog		CO4		
2	Structure of Verilog module		CO4		
3	Operators		CO4		
4	Operators		CO4		
5	Data Types		CO4		
	Styles of Description		CO4		
7	Highlights of Data flow description		CO4		
8	Structure of Data flow description		CO4		
Applicat	ion Areas:				

- •Design of logic gates and adder and subtractor circuits.
- Design of multiplexers.
- Design of flip-flops.
- Design of counters

- 1 Write a verilog code to implement all the logic gates. (CO4)
- 2 Write a verilog code and test bench program for 4:1 multiplexer. (CO4)
- Write a verilog description for 4 bit ripple carry adder with stimulus and also show the output wave form. (CO4)

[A Unit of Vivekananda Vidyavardhaka Sangha Puttur ®] Affiliated to Visvesvaraya Technological University Approved by AICTE New Delhi & Recognised by Govt of Karnataka

TCP02 Rev 1.4 EC 16/08/24

**COURSE PLAN** 

4	Explain the concept of gate delay. (CO4)					
5 Explain the continuous assignment statement in data flow modeling. (CO4)						
6	Explain the expressions, operators and operands of verilog. (CO4)					
7	Using a data flow description write a program for full adder. (CO4)					
8	Write a verilog code for edge triggered D – flipflop using data flow modeling. (CO4)					

#### MODIILE - V

MODU	$\perp \mathbf{E} - \mathbf{V}$				
Title: V	Verilog Behavioral description, Verilog Structural description Appr. Time:	8 Hrs			
MO:		RBT			
At the end of the Module, the student will be able to:					
1.Explai	n the significance of structured procedures always and initial in behavioral	L2			
modeling	g.				
	erstand delay-based timing control mechanism in behavioral modeling. Use	L2			
regular c	lelays, intra-assignment delays, and zero delays				
3. Use le	evel-sensitive timing control mechanism in behavioral modeling.	L2			
4. Expla	in conditional statements using if and else and describe multiway branching,	L2			
	se, casex, and casez statements				
	nin the significance of structured procedures always and initial in structural	L2			
modeling					
	Schedule:				
Lecture	Portion to be covered	CO			
No.					
1	Verilog Behavioral description:	CO4			
2	Structure, Variable Assignment Statement,	CO4			
3	Sequential Statements, Loop Statements	CO4			
4	Verilog Behavioral Description of Multiplexers	CO4			
5	Verilog Structural description:	CO4			
6	Highlights of Structural description,	CO4			
7	Organization of structural description,	CO4			
8	Structural description of ripple carry adder.	CO4			
Applicat	ion Areas:				
• Expres	ses a digital circuit in terms of the algorithm it implements				
1					

- Delay based timing control
- Event based timing control and level sensitive timing control

- Explain the significance of structured procedures always and initial in behavioral modeling. (CO4)
- Define blocking and non blocking procedural assignment. (CO4)
- Explain the delay based timing control mechanism in behavioral modeling. (CO4)
- Define sequential and parallel blocks. (CO4)
- Write a verilog code for 4:1 multiplexer using case statements. (CO4)
- 6 Explain the concept of loop with an example. (CO4)
- List out the differences between task and function(CO4)
- Explain task declaration and invocation (CO4)
- Explain function declaration and invocation (CO4)
- 10 Explain automatic task and function along with example(CO4)

[A Unit of Vivekananda Vidyavardhaka Sangha Puttur @]

Affiliated to Visvesvaraya Technological University

Approved by AICTE New Delhi & Recognised by Govt of Karnataka

TCP02 Rev 1.4 EC 16/08/24

#### **COURSE PLAN**

F. L.	ABORATORY CONTENTS:		
Expt No.	Title of the Experiments	RBT	СО
1	To simplify the given Boolean expressions and realize using Verilog program.	L4	CO1,2,4
	To realize Adder/Subtractor (Full/half) circuits using Verilog data flow description.	L4	CO1,2,4
3	To realize 4-bit ALU using Verilog program.	L4	CO1,2,4
4	To realize the following Code converters using Verilog Behavioral description a) Gray to binary and vice versa b) Binary to excess3 and	L4	CO1,2,4
	vice versa	<b>—</b>	00101
	To realize using Verilog Behavioral description: 8:1 mux, 8:3 encoder, Priority encoder	L4	CO1,2,4
	To realize using Verilog Behavioral description: 1:8 Demux, 3:8 decoder, 2-bit Comparator	L4	CO1,2,4
	To realize using Verilog Behavioral description: Flip-flops: a) JK type b) SR type c) T type and d) D type		CO1,2,3,4
8	To realize Counters - up/down (BCD and binary) using Verilog Behavioral description.	L4	CO1,2,3,4
	Verilog Program to interface a Stepper motor to the FPGA/CPLD and rotate the motor in the specified direction (by N steps).	L4	CO1,2,3,4
10	Verilog programs to interface Switches and LEDs to the FPGA/CPLD and demonstrate its working.	L4	CO1,2,3,4

#### **EXPERIMENTS**

#### 1. EXPERIMENT NO:1

## 2. TITLE: TO SIMPLIFY THE GIVEN BOOLEAN EXPRESSIONS AND REALIZE USING VERILOG PROGRAM.

#### 3. LEARNING OBJECTIVES:

- To understand the concept of Boolean Expressions.
- Apply Demorgan's Theorem to complex Boolean expressions.
- To simplify the given expression using K-Map.
- To simulate, synthesize and implement Boolean Expressions using HDL on FPGA.

#### 4. AIM:

• TO SIMPLIFY THE GIVEN BOOLEAN EXPRESSIONS AND REALIZE USING VERILOG PROGRAM.

#### 5. MATERIAL REQUIRED:

• FPGA Board, FRC's jumper, Power Supply

#### 6. THEORY:

• The output of any logical circuit can be expressed in terms of the equation called as the Boolean expression. There are several basic terms to denote the Boolean expression. Minterm is the special case product term that contain all of the input variable, that make the Boolean expression. Maxterm is the special case sum term that contains all the input variables that make the Boolean expression. Karnaugh map is used to eliminate the redundancies. It is the matrix of squares where each square represents a minterm or the maxterm of the Boolean expression.

#### 7. FORMULA:

• Y=BC+BD


# Vivekananda College of Engineering & Technology [A Unit of Vivekananda Vidyavardhaka Sangha Puttur ®]

Affiliated to Visvesvaraya Technological University

TCP02 Rev 1.4 EC 16/08/24

Approved by AICTE New Delhi & Recognised by Govt of Karnataka

TEST BENCH
module be1_tb; wire Y; reg B,C,D; be1 uut (.B(B),.C(C),.D(D),.Y(Y)); initial begin B=0;C=0;D=0;#100; B=0;C=0;D=1;#100; B=0;C=1;D=0;#100; B=0;C=1;D=0;#100; B=1;C=0;D=0;#100; B=1;C=0;D=1;#100; B=1;C=1;D=0;#100; B=1;C=1;D=0;#100; end
endmodule  module be2_tb; wire Y; reg B,C,D; be2 uut (.B(B),.C(C),.D(D),.Y(Y)); initial begin B=0;C=0;D=0;#100; B=0;C=0;D=1;#100; B=0;C=1;D=0;#100; B=0;C=1;D=0;#100; B=1;C=0;D=0;#100; B=1;C=0;D=1;#100; B=1;C=0;D=1;#100; B=1;C=1;D=0;#100; end



[A Unit of Vivekananda Vidyavardhaka Sangha Puttur @]


Affiliated to Visvesvaraya Technological University

Approved by AICTE New Delhi & Recognised by Govt of Karnataka

TCP02 Rev 1.4 EC 16/08/24

**COURSE PLAN** 

b) Y=B(C+D) Using NAND gates:



#### 10. TRUTH TABLE:

#### For Demorgan's Theorem:

1. 
$$\overline{(A+B)} = \overline{(A)}\overline{(B)}$$

A	В	$\overline{A + B}$	$ar{A}ar{B}$
0	0	1	1
0	1	0	0
1	0	0	0
1	1	0	0

2. 
$$\overline{(AB)} = \overline{(A)} + \overline{(B)}$$

A	В	$\overline{AB}$	$\bar{A} + \bar{B}$
0	0	1	1
0	1	1	1
1	0	1	1
1	1	0	0

#### For SOP

$$Y = \Sigma m(5,6,7,13,14,15)$$

<b>+</b>				
CD AB	00	01	11	10
00	0	0	0	0
01	0	1	1	0
11	0	1	1	0
10	0	1	1	0

- Reduced expression Y= BC + BD
- Truth table:

В	С	D	BC	BD	BC+BD
0	0	0	0	0	0
0	0	1	0	0	0
0	1	0	0	0	0
0	1	1	0	0	0
1	0	0	0	0	0
1	0	1	0	1	1

[A Unit of Vivekananda Vidyavardhaka Sangha Puttur ®] Affiliated to Visvesvaraya Technological University

Rev 1.4 EC 16/08/24

TCP02

Approved by AICTE New Delhi & Recognised by Govt of Karnataka

COL	<u>JRSE</u>	PLAN

			_	<del></del>	
1	1	0	1	0	1
1	1	1	1	1	1

#### For POS:

 $Y = \Pi M(0,1,2,3,4,8,9,10,11,12)$ 

CD AB	00	01	11	10
00	0	0	0	0
01	0	1	1	0
11	0	1	1	0
10	0	1	1	0

- Reduced Expression: Y=B(C+D)
- Truth table:

В	С	D	C+D	Y=B(C+D)
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	1	0
1	0	0	0	0
1	0	1	1	1
1	1	0	1	1
1	1	1	1	1

#### 11. RESULTS & CONCLUSIONS:

Boolean expression circuit is realized using HDL codes.

#### 12. LEARNING OUTCOMES:

- Boolean expression circuit is realized and simulated using Verilog code.
- Boolean expression is synthesized and implemented on FPGA.

#### 13. APPLICATION AREAS:

- Demorgan's theorem is used to design many digital circuit.
- Karnaugh maps are used to simplify real world logic requirements, so that they can be implemented using a minimum number of physical logic gates.
- Karnaugh maps are used to facilitate the simplification of Boolean algebra functions.

#### 14. REMARKS:

•

•

#### 1. EXPERIMENT NO: 2

2. TITLE: TO REALIZE ADDER/SUBTRACTOR (FULL/HALF) CIRCUITS USING VERILOG

[A Unit of Vivekananda Vidyavardhaka Sangha Puttur @]

Affiliated to Visvesvaraya Technological University

Approved by AICTE New Delhi & Recognised by Govt of Karnataka

TCP02 Rev 1.4 EC 16/08/24

#### **COURSE PLAN**

#### DATA FLOW DESCRIPTION.

#### 3. LEARNING OBJECTIVES:

- To realize the adder circuits using Verilog.
- To realize the subtractor circuit using verilog.

#### 4. AIM:

 TO REALIZE ADDER/SUBTRACTOR (FULL/HALF) CIRCUITS USING VERILOG DATA FLOW DESCRIPTION.

#### 5. MATERIAL REQUIRED:

• FPGA Board, FRC's jumper, Power Supply

#### 6. THEORY:

• Half-Adder: A combinational logic circuit that performs the addition of two data bits, A and B, is called a half-adder. Addition will result in two output bits; one of which is the sum bit, S, and the other is the carry bit, C. The Boolean functions describing the half-adder are:

$$S = (A \oplus B)$$
 ,  $C = A.B$ 

• Full-Adder: The half-adder does not take the carry bit from its previous stage into account. This carry bit from its previous stage is called carry-in bit. A combinational logic circuit that adds two data bits, A and B, and a carry-in bit (Cin), is called a full-adder. The Boolean functions describing the full-adder are:

$$S = (A \oplus B) \oplus Cin$$
,  $C = AB + Cin \quad (A \oplus B)$ 

- Half Subtractor: Subtracting a single-bit binary value B from another A (i.e. A-B) produces a difference bit D and a borrow out bit Bo. This operation is called half subtraction and the circuit to realize it is called a half subtractor.
- Full Subtractor: Subtracting two single-bit binary values, B, C from a single-bit value A produces a difference bit D and a borrow out Bo bit. This is called full subtractor.

#### 7. FORMULA:

· Half Adder:

$$S = \overline{A} B + A \overline{B}$$

$$C=AB$$

• Full Adder:

$$S = \overline{A} \, \overline{B} \, C + \overline{A} \, B \, \overline{C} + A \, \overline{B} \, \overline{C} + ABC$$

#### **Half Subtractor:**

$$D = \overline{A} B + A \overline{B} = A$$

$$B_0 = \overline{A} B$$

#### **Full Subtractor:**

$$D = \overline{A} \, \overline{B} \, C + \overline{A} \, B \, \overline{C} + A \, \overline{B} \, \overline{C} + ABC$$

$$B 0 = \overline{A} B + BC + \overline{A} C$$

#### 8. PROGRAMME:

VERILOG CODE	TEST BENCH
module half_adder (A , B , S , C );	module tb_half_adder();
input A, B;	reg a, b;
output S , C;	wire s, c;
xor (S, A, B);	half_adder uut(.a(a),.b(b),.s(s),.c(c));
and ( C , A , B );	initial
endmodule	begin

# Vivekananda College of Engineering & Technology [A Unit of Vivekananda Vidyavardhaka Sangha Puttur ®]

Affiliated to Visvesvaraya Technological University Approved by AICTE New Delhi & Recognised by Govt of Karnataka

TCP02 Rev 1.4 ЕC 16/08/24

COURS	<u>E PLAN</u>
	a = 1'b0;
	b = 1'b0;
	#100
	a = 1'b1;
	b = 1'b0;
	#100
	a = 1'b0;
	b = 1'b1;
	#100
	a = 1'b1;
	b = 1'b1;
	end
	endmodule
Module Half_Subtractor_2(output D,B, input	module Half_Subtractor_2_tb;
X,Y);	wire D, B;
assign $D = X \wedge Y$ ;	reg X, Y;
assign $B = \sim X \& Y$ ;	Half_Subtractor_2 uut (.D(D), .B(B), .X(X),
endmodule	.Y(Y));
	initial begin
	X = 0; Y = 0;
	#1 X = 0; Y = 1;
	#1 X = 1; Y = 0;
	#1 X = 1; Y = 1;
	X = 1'b0;
	Y = 1'b0;
	#100;
	X = 1'b1;
	Y = 1'b0;
	#100;
	X = 1'b0;

[A Unit of Vivekananda Vidyavardhaka Sangha Puttur @]

Affiliated to Visvesvaraya Technological University

Approved by AICTE New Delhi & Recognised by Govt of Karnataka

TCP02 Rev 1.4 EC 16/08/24

**COURSE PLAN** 

```
Y = 1'b1;
                                                       #100;
                                                       X = 1'b1;
                                                       Y = 1'b1;
                                                  end
                                                  endmodule
module fulladder (input [3:0] a,
                                                  module tb fulladd;
           input [3:0] b,
                                                    reg [3:0] a;
           input c_in,
                                                    reg [3:0] b;
           output c_out,
                                                    reg c in;
           output [3:0] sum);
                                                    wire [3:0] sum;
 assign \{c\_out, sum\} = a + b + c\_in;
                                                    integer i;
endmodule
                                                    fulladd fa0 (.a (a),
                                                              .b(b),
                                                              .c_in (c_in),
                                                              .c out (c out),
                                                              .sum (sum));
                                                    initial begin
                                                     #100 a=4'd0;
                                                  b=4'd0;
                                                  c in=4'd0;
                                                   #100 a=4'd0;
                                                  b=4'd0;
                                                  c in=4'd1;
                                                   #100 a=4'd0;
                                                  b=4'd1;
                                                  c in=4'd0;
                                                   #10 a=4'd0;
                                                  b=4'd1;
                                                  c in=4'd1;
                                                   #10 a=4'd1;
```

Vivekananda College of Engineering & Technology
[A Unit of Vivekananda Vidyavardhaka Sangha Puttur ®]


[A Unit of Vivekananda Vidyavardhaka Sangha Puttur ®]
Affiliated to Visvesvaraya Technological University


TCP02 Rev 1.4 EC 16/08/24

Approved by AICTE New Delhi & Recognised by Govt of Karnataka

COURS	<u>E PLAN</u>
	b=4'd0;
	c_in=4'd0;
	#10 a=4'd1;
	b=4'd0;
	c_in=4'd1;
	end
	endmodule
module Full_Subtractor_3(output D, B, input X,	include "Full_Subtractor_3.v"
Y, Z);	module Full_Subtractor_3_tb;
assign $D = X \wedge Y \wedge Z;$	wire D, B;
assign B = $\sim$ X & (Y $^$ Z)   Y & Z;	reg X, Y, Z;
endmodule	Full_Subtractor_3 Instance0 (D, B, X, Y, Z);
	initial begin
	X = 0; Y = 0; Z = 0;
	#1 X = 0; Y = 0; Z = 1;
	#1 X = 0; Y = 1; Z = 0;
	#1 X = 0; Y = 1; Z = 1;
	#1 X = 1; Y = 0; Z = 0;
	#1 X = 1; Y = 0; Z = 1;
	#1 X = 1; Y = 1; Z = 0;

#### 9. BLOCK DIAGRAM:





#1 X = 1; Y = 1; Z = 1;

end

endmodule


[A Unit of Vivekananda Vidyavardhaka Sangha Puttur @]

Affiliated to Visvesvaraya Technological University

Approved by AICTE New Delhi & Recognised by Govt of Karnataka

TCP02 Rev 1.4 EC 16/08/24

#### **COURSE PLAN**



#### 10. TRUTH TABLE:

#### Half adder:

Input		Out	tput
A	В	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

#### • Full Adder:

Input			Out	tput
A	В	C	S	C
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

#### Half Subtractor:

Input		Output		
A	В	D	Bo	
0	0	0	0	
0	1	1	1	
1	0	1	0	
1	1	0	0	

[A Unit of Vivekananda Vidyavardhaka Sangha Puttur @]

Affiliated to Visvesvaraya Technological University

Approved by AICTE New Delhi & Recognised by Govt of Karnataka

TCP02 Rev 1.4 EC 16/08/24

#### **COURSE PLAN**

#### • Full subtractor:

	Input			tput
A	В	С	D	Bo
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

#### 11. RESULTS & CONCLUSIONS:

• The truth table of half/full adder and half/full subtractor circuits is verified using verilog.

#### 12. LEARNING OUTCOMES:

• The half/full adder and half/full subtractor are realized using logic gates and outputs are verified.

#### 13. APPLICATION AREAS:

- The ALU (arithmetic logic circuitry) of a computer uses half adder to compute the binary addition operation on two bits.
- Half adder is used to make full adder as a full adder requires 3 inputs, the third input being an input carry i.e. we will be able to cascade the carry bit from one adder to the other.
- Ripple carry adder is possible to create a logical circuit using multiple full adders to add N-bit numbers. Each full adder inputs a C(in), which is the C(out) of the previous adder. This kind of adder is called **Ripple Carry Adder**, since each carry bit "ripples" to the next full adder. Note that the first full adder (and only the first) may be replaced by a half adder.
- Full adder reduces circuit complexity.
- The optical signal processing is one of the application of the half subtractor circuit. Binary numbers is another application.

#### 14. REMARKS:

- \_
- \_

#### 1. EXPERIMENT NO: 3

#### 2. TITLE: TO REALIZE 4-BIT ALU USING VERILOG PROGRAM.

#### 3. LEARNING OBJECTIVES:

- To understand the functionalities of an ALU
- To simulate, synthesize and implement 4 bit ALU using HDL on FPGA.

#### 4. AIM:

To design a model for 4 bit ALU, that uses combinational logic to calculate an output, based on the four bit op-code input, that passes the result to the out bus when enable line in high, and tri-state the out bus when the enable line is low and decodes the 4 bit op-code according to the given below.

[A Unit of Vivekananda Vidyavardhaka Sangha Puttur @]

Affiliated to Visvesvaraya Technological University

Approved by AICTE New Delhi & Recognised by Govt of Karnataka

TCP02 Rev 1.4 EC 16/08/24

#### **COURSE PLAN**

- A + B
- A B
- A+1
- A-1
- A
- A Complement
- A AND B
- A OR B

#### 5. MATERIAL / EQUIPMENT REQUIRED:

• FPGA Board, FRC's jumper, Power Supply

#### 6. THEORY / HYPOTHESIS:

• The arithmetic logic unit (ALU) is a digital circuit that calculates an arithmetic operation (like an addition, subtraction, etc.) and logic operations (like XOR, AND, NOT etc.,) between two numbers. The ALU is a fundamental building block of the central processing unit of a computer.

#### 7. FORMULA / CALCULATIONS:

- A + B
- A − B
- A+1
- A-1
- Δ
- A Complement
- A AND B
- A OR B

#### 8. PROGRAMME:

VERM OF CORE	TEGE DEVICE
VERILOG CODE	TEST BENCH
module ALU(result,a,b,opcode,en,ack);	module test;
output [4:0]result;	reg [3:0] a,b;
input [3:0]a,b;	reg[2:0] opcode;
input [2:0]opcode;	reg en;
input en;	wire [4:0]result;
reg[4:0] result;	ALU (result,a,b,opcode,en);
always@(en,opcode,a,b)	initial
begin	a=4'b0000;b=4'b1010; en=1'b0;
if(en==0)	opcode=3'b000;
result=4'bzzzz;	#10 en=1'b1;
else	#10 opcode=3'b001;
case(opcode)	#10 opcode=3'b010;
3'b000:result=a+b;	#10 opcode=3'b011;
3'b001:result=a-b;	#10 opcode=3'b100;
3'b010:result=a+1;	#10 opcode=3'b101;
3'b011:result=a-1;	#10 opcode=3'b110;
3'b100:result=a;	#10 opcode=3'b111;
3'b101:result=~a;	#10 \$finish;
3'b110:result=a b;	end
3'b111:result=a&b	endmodule
endcase	

[A Unit of Vivekananda Vidyavardhaka Sangha Puttur @]

Affiliated to Visvesvaraya Technological University


Approved by AICTE New Delhi & Recognised by Govt of Karnataka

TCP02 Rev 1.4 EC 16/08/24

**COURSE PLAN** 

end endmodule	


#### 9. BLOCK / CIRCUIT / MODEL DIAGRAM / REACTION EQUATION:



#### 10. OBSERVATION TABLE / LOOKUP TABLE / TRUTH TABLE:

Operation	Opcode
a+b	000
a-b	001
a+1	010
a-1	011
a	100
~a	101
a and b	110
a or b	111

#### 11. OUTPUTS:



#### 12. RESULTS & CONCLUSIONS:

4 bit ALU model is realized using HDL codes.

#### 13. LEARNING OUTCOMES:

- 4 bit ALU model is realized and simulated using Verilog codes.
- 4 bit ALU model is synthesized and implemented on FPGA.

[A Unit of Vivekananda Vidyavardhaka Sangha Puttur @]

Affiliated to Visvesvaraya Technological University

Approved by AICTE New Delhi & Recognised by Govt of Karnataka

TCP02 Rev 1.4 EC 16/08/24

#### **COURSE PLAN**

#### 14. APPLICATION AREAS:

- Design of CPU's
- Computing systems

#### 15. REMARKS:

- •
- \_

. EXPEDIA

#### 1. EXPERIMENT NO:4

2. TITLE: TO REALIZE THE FOLLOWING CODE CONVERTERS USING VERILOG BEHAVIORAL DESCRIPTION A) GRAY TO BINARY AND VICE VERSA B) BINARY TO EXCESS3 AND VICE VERSA

#### 3. LEARNING OBJECTIVES:

- To understand the technique of binary to gray code conversion and binary to excess3 and vice versa.
- To simulate and synthesize and implemen 4 bit binary to gray code conversion and binary to excess3 using HDL on FPGA.

#### 4. AIM:

• TO REALIZE THE FOLLOWING CODE CONVERTERS USING VERILOG BEHAVIORAL DESCRIPTION A) GRAY TO BINARY AND VICE VERSA B) BINARY TO EXCESS3 AND VICE VERSA

#### 5. MATERIAL REQUIRED:

• FPGA Board, FRC's jumper, Power Supply

#### 6. THEORY:

- A Gray code represents each number in the sequence of integers as a binary string of length N in an order such that adjacent integers have Gray code representations that differ in only one bit position. The advantage of the gray code is that only one bit will change as it proceeds from one number to the next. To obtain gray code, one can start with any bit combination by changing only one bit from 0 to 1 or 1 to 0 in any desired random fashion, as long as two numbers do not have identical code assignments.
- There are the following steps to convert the binary number into Excess-3 code: Convert the binary number into decimal. Add 3 in each digit of the decimal number. Find the binary code of each digit of the newly generated decimal number.

#### 7. FORMULA:

a) 3-bit Binary to gray conversion:

$$G2 = B2$$

$$G1 = B2 \oplus B1 = B2\overline{B1} + \overline{B2}B1$$

$$G0 = B1 \oplus B0 = B1\overline{B0} + \overline{B1}B0$$

b)3-bit gray to binary conversion:

[A Unit of Vivekananda Vidyavardhaka Sangha Puttur @]

Affiliated to Visvesvaraya Technological University

Approved by AICTE New Delhi & Recognised by Govt of Karnataka

TCP02 Rev 1.4 EC 16/08/24

#### **COURSE PLAN**

$$B2 = G2$$

$$B1 = B2 \oplus G1 = B2\overline{G1} + \overline{B2}G1$$

$$B0 = B1 \oplus G0 = B1\overline{G0} + \overline{B1}G0$$
a) 4-bit BCD to Excess-3 Converter:
$$E0 = \overline{A}$$

$$E1 = BA + \overline{BA}$$

$$E2 = C\overline{BA} + \overline{C}A + \overline{C}B$$

$$E3 = D + CA + CB$$
b) 4-bit Excess-3 to BCD Converter:
$$A = \overline{E0}$$

$$B = \overline{E1}E0 + E1\overline{E0}$$

$$C = E2E1E0 + \overline{E2}\overline{E1} + \overline{E2}\overline{E0}$$

$$D = E3E2 + E3E1E0$$

#### 8. PROGRAMME:

8. PROGRAMME:					
VERILOG CODE	Test bench				
module bin2gray (input [3:0] bin, //binary input output [3:0] G //gray code output );  //xor gates. assign G[3] = bin[3]; assign G[2] = bin[3] ^ bin[2]; assign G[1] = bin[2] ^ bin[1]; assign G[0] = bin[1] ^ bin[0]; endmodule	module tb(); reg [3:0] bin; wire [3:0] G,bin_out; bin2gray uut1(bin,G); gray2bin uut2(G,bin_out); always begin bin <= 0; #10; bin <= 1; #10; bin <= 2; #10; bin <= 3; #10; bin <= 4; #10; bin <= 5; #10;				
module gray2bin     (input [3:0] G, //gray code output     output [3:0] bin //binary input );  assign bin[3] = G[3]; assign bin[2] = G[3] ^ G[2]; assign bin[1] = G[3] ^ G[2] ^ G[1]; assign bin[0] = G[3] ^ G[2] ^ G[1] ^ G[0]; endmodule	bin <= 6; #10; bin <= 7; #10; bin <= 8; #10; bin <= 9; #10; bin <= 10; #10; bin <= 11; #10; bin <= 12; #10; bin <= 13; #10; bin <= 14; #10; bin <= 15; #10; #100; \$stop; end endmodule				
module bcd_ex3_Dataflow( input a,					

[A Unit of Vivekananda Vidyavardhaka Sangha Puttur @]

Affiliated to Visvesvaraya Technological University


Approved by AICTE New Delhi & Recognised by Govt of Karnataka

TCP02 Rev 1.4 EC 16/08/24

**COURSE PLAN** 

```
input b,
  input c,
  input d,
  output w,
  output x,
  output y,
  output z
  );
assign w = (a | (b \& c) | (b \& d));
assign x = (((\sim b) \& c) | ((\sim b) \& d) | (b \& (\sim c) \& d)
assign y = ((c \& d) | ((\sim c) \& (\sim d)));
assign z = \sim d;
endmodule
module ex3 to bcd(
  input w,
  input x,
  input y,
  input z,
  output a,
  output b,
  output c,
  output d
assign a = ((w \& x) | (w \& y \& z));
assign b = (((\sim x) \& (\sim y)) | ((\sim x) \& (\sim z)) | (x \& y)
& z));
assign c = (((\sim y) \& z) | (y \& (\sim z)));
assign d = \sim z;
endmodule
```

9. BLOCK / CIRCUIT / MODEL DIAGRAM / REACTION EQUATION:



## Vivekananda College of Engineering & Technology [A Unit of Vivekananda Vidyavardhaka Sangha Puttur ®]

[A Unit of Vivekananda Vidyavardhaka Sangha Puttur ®]

Affiliated to Visvesvaraya Technological University

Approved by AICTE New Delhi & Recognised by Govt of Karnataka

TCP02 Rev 1.4 EC 16/08/24

. TRU	TH TA	BLE:			COUF	SE	<u> </u>	714							
			, Cadaa							Cm	C	o doa			
	B(3)		$\frac{\text{Codes}}{\text{B(1)}}$	B(0)					G(3)			$\frac{\text{odes}}{G(1)}$	G(0	<u> </u>	
	$\frac{B(s)}{0}$	0	$\frac{\mathcal{D}(1)}{0}$	0					$\frac{3(3)}{0}$	0	•)	$\frac{O(1)}{0}$	$\frac{30}{0}$	, 	
	0	0	0	1					0	0		0	1		
	0	0	1	0					0	0		1	1		
	0	0	1	1					0	0		1	0		
	0	1	0	0					0	1		1	0		
	0	1	0	1					0	1		1	1		
	0	1	1	0					0	1		0	1		
	0	1	1	1					0	1		0	0		
	1	0	0	0					1	1		0	0		
	1	0	0	1					1	1		0	1		
	1	0	1	0					1	1		1	1		
	1	0	1	1					1	1		1	0		
	1	1	0	0					1	0		1	0		
	1	1	0	1					1	0		1	1		
	1	1	1	0					1	0		0	1		
	1	1	1	1					1	0		0	0		
. OUT	PUTS:														
Name	Value at 0	ps .		10.0 ns		20.	.Ons			30.0 ns			4	0.0 ns	
rvano	0 ps														
<b>⊞</b> b		0000 \ 0001 \	0010 011	1100 / 1	101 1010	1011	0000	0101	0110	0111 1	)00 X 1	001 \ 10	)10 X <b>1</b> 111	0100	0101
Ь[0]	BO -														
b[1]	B0				=										
b[2]	B0 B0							J						-	
b(3) <b>⊞</b> g		0000 X 0001 X	0011 / 0100		011   1111	X 1110	0000	X 0111	X 0101 X	0100 1	00 X 1	101 / 1	11   1000	X 0110	X 0111
	B0			1010	<u> </u>	<u>л</u>	0000	\	<u> </u>	0100		101 1		1 0110	<u> </u>
g(0) a(1)	BO				-										J
g[1] a(2)	BO			$\exists$								_	_		
g(2) -(3)					_		_	J		_				-	
g[3]	B0 L														

12. RESULTS & CONCLUSIONS:

[A Unit of Vivekananda Vidyavardhaka Sangha Puttur @]

Affiliated to Visvesvaraya Technological University

Approved by AICTE New Delhi & Recognised by Govt of Karnataka

TCP02 Rev 1.4 EC 16/08/24

COURSE PLAN

- 4 bit binary to gray conversion and vice versa is realized using HDL codes.
- 4 bit binary to excess3 conversion and vice versa is realized using HDL codes.

#### 13. LEARNING OUTCOMES:

- 4 bit binary to gray conversion and excess 3 conversion is realized and simulated using Verilog code.
- 4 bit binary to gray conversion and excess 3 conversion is synthesized and implemented on FPGA.

#### 14. APPLICATION AREAS:

- Telegraphy.
- Position transducers.
- Digital communications.

#### 15. REMARKS:

- -
- \_

#### 1. EXPERIMENT NO:5a

#### 2. TITLE: TO REALIZE USING VERILOG BEHAVIORAL DESCRIPTION: 8:1 MUX

#### 3. LEARNING OBJECTIVES:

- To understand the concept of multiplexer.
- To simulate, synthesize and implement 8:1 multiplexer using HDL on FPGA.

#### 4. AIM:

• To realize and simulate 8:1 multiplexer using VERILOG.

#### 5. MATERIAL / EQUIPMENT REQUIRED:

• FPGA Board, FRC's jumper, Power Supply

#### 6. THEORY:

• A digital multiplexer is a combinational circuit that selects binary information from one of many input lines and directs it to a single output line. A multiplexer is also called as data selector, since it selects one of many inputs and steers the binary information to the output line. The selection of particular input line is controlled by a set of selection lines. Normally there are 2<sup>n</sup> input lines and n selection lines whose bit combinations determine which input is selected.

#### 7. PROGRAMME:

, , , , , , , , , , , , , , , , , , ,					
VERILOG CODE	TEST BENCH				
i) Using case statement	module testmux;				
module mux81(y,i,e,s);	reg [7:0] i;				
input e;	reg e;				
input [7:0]i;	reg [2:0] s;				
input [2:0]s;	wire y;				
output y;	mux81 uut (				
reg y;	y(y),				
always @(e,s,i)	i(i),				
begin	.e(e),				
if (e==0) y=1'bz;	.s(s)				
y=1'bz;	);				

[A Unit of Vivekananda Vidyavardhaka Sangha Puttur ®]

Affiliated to Visvesvaraya Technological University


Approved by AICTE New Delhi & Recognised by Govt of Karnataka

TCP02 Rev 1.4 EC 16/08/24

**COURSE PLAN** 

	COURSETERIN
else if(e==1)	initial begin
begin	i = 0;
case (s)	e = 0;
3'd0:y=i[0];	s = 0;
3'd1:y=i[1];	
3'd2:y=i[2];	#10;
3'd3:y=i[3];	i = 8'b01010101; e = 1;
3'd4:y=i[4];	s = 3'b001; #10;
3'd5:y=i[5];	s = 3'b010; #10;
3'd6:y=i[6];	s = 3'b011; #10;
3'd7:y=i[7];	s = 3'b100; #10;
endcase	s = 3'b101; #10;
end	s = 3'b110; #10;
end	s = 3'b111; #10;
endmodule	end
	endmodule
	1

#### 8. BLOCK DIAGRAM:



#### 9. TRUTH TABLE:

	Inp	Outputs		
en	s(2)	s(1)	Y	
0	X	X	X	0
1	0	0	0	i(0)
1	0	0	1	i(1)
1	0	1	0	i(2)
1	0	1	1	i(3)
1	1	0	0	i(4)
1	1	0	1	i(5)
1	1	1	0	i(6)
1	1	1	1	i(7)

10. OUTPUTS:

[A Unit of Vivekananda Vidyavardhaka Sangha Puttur @]

Affiliated to Visvesvaraya Technological University

Approved by AICTE New Delhi & Recognised by Govt of Karnataka

TCP02 Rev 1.4 EC 16/08/24

**COURSE PLAN** 

			COURSE FLAN
		Value at	0 ps 10.0 ns
	Name	200.0 ns	
	<b>±</b> a	B 0110	00000000 X 00000001 X 00000010 X 00000111 X 00001100 X 00011101
	a[0]	B 0	
	a[1]	B 0	
	a[2]	В0	
	a[3]	В0	
	a[4]	В0	
<b>■</b>	a[5]	B 1	
<b>■</b>	a[6]	B 1	
<b>■</b>	a[7]	В0	
<b>■</b>	е	В0	
<b>₽</b>	<b>+</b> s	B 000	000 X 001 X 010 X 111 X 100 X 101
	s[0]	В0	
<b>■</b>	s[1]	В0	
	s[2]	В0	
••	У	В0	

#### 11. RESULTS & CONCLUSIONS:

• 8:1 multiplexer is realized using HDL codes.

#### 12. LEARNING OUTCOMES:

- 8:1 multiplexer is realized and simulated using Verilog code.
- 8:1 multiplexer is synthesized and implemented on FPGA.

#### 13. APPLICATION AREAS:

- Digital communication.
- Video processing.
- Digital broadcasting.

#### 14. REMARKS:

• .

• \_

#### 1. EXPERIMENT NO: 5b

## 2. TITLE: TO REALIZE USING VERILOG BEHAVIORAL DESCRIPTION: 8:3 ENCODER, PRIORITY ENCODER

#### 3. LEARNING OBJECTIVES:

- To learn about the encoder circuits.
- To simulate, synthesize and implement 8:3 encoder using HDL on FPGA.

#### 4. AIM:

• To realize, simulate and synthesis 8 to 3 encoder (without priority and with priority) using Verilog.

#### 5. MATERIAL REQUIRED:

• FPGA Board, FRC's jumper, Power Supply

#### 6. THEORY:

- An encoder is a digital function that produces a reverse operation from that of decoder. An encoder has  $2^n$  (or less) input lines and n output lines. The encoder assumes that only one input line can be equal to 1 at any time. Otherwise the circuit has no meaning. If the encoder has 8 inputs and could have  $2^8 = 256$  possible input combinations.
- Priority Encoder: These encoders establish an input priority to ensure that only the highest priority line is encoded. For example 8-to-3-line priority encoder the inputs are I(0), I(1),

[A Unit of Vivekananda Vidyavardhaka Sangha Puttur ®] Affiliated to Visvesvaraya Technological University

TCP02 Rev 1.4 EC 16/08/24

Approved by AICTE New Delhi & Recognised by Govt of Karnataka

#### **COURSE PLAN**

......I(7). If the priority is given to an input with higher subscript number over one with a lower subscript number, then if both I(2) and I(5) are logic-1 simultaneously, the output will be 101 because I(5) has higher priority over I(2).

#### 7. PROCEDURE / PROGRAMME / ACTIVITY:

8:3 encoder without priority		
VERILOG CODE	Test Bench	
module encoder(x,y,e);	module encoder_tb;	
input e;	reg [0:7] i;	
input [7:0]i;	wire [2:0]y;	
output [2:0]y;	encoder uut $(.i(i),.y(y))$ ;	
reg [2:0]y;	initial begin	
always @(e,i)	#0 e=0;	
begin	#100 x=8'b0000001;e=1;	
if (e==1'b0)	#100 x=8'b00000011;	
y=3'b000;	#100 x=8'b0000011;	
else	#100 x=8'b00001101;	
begin	#100 x=8'b0001011;	
case (x)	#100 x = 8'b0010101;	
8'b00000001:y=3'b000;	#100 x = 8'b01011011;	
8'b00000010:y=3'b001;	#100 x=8'b10000110;	
8'b00000100:y=3'b010;	#10\$ x 6 5 1 6 6 6 1 6 7 6 7 6 7 6 7 6 7 6 7 6 7 6	
8'b00001000:y=3'b011;	end	
8'b00010000:y=3'b100;	endmodule	
8'b00100000:y=3'b101;	Chamodate	
8'b01000000:y=3'b110;		
8'b10000000:y=3'b111;		
default:y=3'bzzz;		
endcase		
end		
end endmodule		
8:3 Encoder with Priority		
module pe8_3(x,y,e);		
input e;		
input [7:0]x;		
output [2:0]y;		
reg [2:0]y;		
always @(e,x)		
begin		
if (e==0)		
y=3'bZZZ;		
else		
begin		
casex(x)		
8'b1XXXXXXXX : y = 3'b111;		
8'b01XXXXXXX : y = 3'b110;		
8'b001XXXXXX : y = 3'b101;		
8'b0001XXXXX : y = 3'b100;		

[A Unit of Vivekananda Vidyavardhaka Sangha Puttur @]

Affiliated to Visvesvaraya Technological University

Approved by AICTE New Delhi & Recognised by Govt of Karnataka

TCP02 Rev 1.4 EC 16/08/24

#### **COURSE PLAN**

8'b00001XXX: y = 3'b011; 8'b000001XX: y = 3'b010; 8'b0000001X: y = 3'b000; default:y=3'bzzz; endcase end end endmodule 8. BLOCK DIAGRAM: i(0) i(1) i(2) i(3) i(4) i(5) i(6) i(7) ENCODER

y(0)

е

[A Unit of Vivekananda Vidyavardhaka Sangha Puttur @]

Affiliated to Visvesvaraya Technological University

Approved by AICTE New Delhi & Recognised by Govt of Karnataka

TCP02 Rev 1.4 EC 16/08/24

#### **COURSE PLAN**

#### 9. TRUTH TABLE:

8:3 Encoder without Priority.

				Inp	outs					Outputs	ļ
e	i(7)	i(6)	i(5)	i(4)	i(3)	i(2)	i(1)	i(0)	Y(2)	Y(1)	Y(0)
0	X	X	X	X	X	X	X	X	0	0	0
1	0	0	0	0	0	0	0	1	0	0	0
1	0	0	0	0	0	0	1	0	0	0	1
1	0	0	0	0	0	1	0	0	0	1	0
1	0	0	0	0	1	0	0	0	0	1	1
1	0	0	0	1	0	0	0	0	1	0	0
1	0	0	1	0	0	0	0	0	1	0	1
1	0	1	0	0	0	0	0	0	1	1	0
1	1	0	0	0	0	0	0	0	1	1	1

8:3 Encoder with Priority.

e				Inp	outs					Outputs	3
	i(7)	i(6)	i(5)	i(4)	i(3)	i(2)	i(1)	i(0)	Y(2)	Y(1)	Y(0)
0	X	X	X	X	X	X	X	X	0	0	0
1	0	0	0	0	0	0	0	1	0	0	0
1	0	0	0	0	0	0	1	X	0	0	1
1	0	0	0	0	0	1	X	X	0	1	0
1	0	0	0	0	1	X	X	X	0	1	1
1	0	0	0	1	X	X	X	X	1	0	0
1	0	0	1	X	X	X	X	X	1	0	1
1	0	1	X	X	X	X	X	X	1	1	0
1	1	X	X	X	X	X	X	X	1	1	1

10.OUTPUTS:


[A Unit of Vivekananda Vidyavardhaka Sangha Puttur @]

Affiliated to Visvesvaraya Technological University

Approved by AICTE New Delhi & Recognised by Govt of Karnataka

TCP02 Rev 1.4 EC 16/08/24

**COURSE PLAN** 



#### 11. RESULTS & CONCLUSIONS:

• 8:3 encoder circuit (With and without priority) is realized using HDL codes.

#### 12. LEARNING OUTCOMES:

- 8:3 encoder circuit (With and without priority) realized and simulated using verilog code.
- 8:3 encoder circuit (With and without priority) synthesized and implemented on FPGA.

#### 13. APPLICATION AREAS:

- Compression (Audio/Video/Images).
- Communication systems.
- Electronic circuits.

#### 14. REMARKS:

• .

• -

#### 1. EXPERIMENT NO: 6

2. TITLE: TO REALIZE USING VERILOG BEHAVIORAL DESCRIPTION: 1:8 DEMUX, 3:8 DECODER, 2-BIT COMPARATOR

#### 3. LEARNING OBJECTIVES:

- To learn about the 1:8 demux, 3:8 decoder, 2 bit comparator circuits.
- To simulate, synthesize and implement 1:8 demux, 3:8 decoder, 2 bit comparator using HDL on FPGA.

#### 4. AIM:

• TO REALIZE USING VERILOG 1:8 DEMUX, 3:8 DECODER, 2-BIT COMPARATOR

5. MATERIAL REQUIRED:

[A Unit of Vivekananda Vidyavardhaka Sangha Puttur @]

Affiliated to Visvesvaraya Technological University

Approved by AICTE New Delhi & Recognised by Govt of Karnataka

TCP02 Rev 1.4 EC 16/08/24

#### **COURSE PLAN**

• FPGA Board, FRC's jumper, Power Supply

#### 6. THEORY:

- A 1 to 8 demultiplexer consists of one input line, 8 output lines and 3 select lines. Let the input be D, S1 and S2 are two select lines and eight outputs from Y0 to Y7. It is also called as 3 to 8 demux because of the 3 selection lines. Below is the block diagram of 1 to 8 demux.
- The 3 to 8 line decoder is also known as Binary to Octal Decoder. In a 3 to 8 line decoder, there is a total of eight outputs, i.e., Y0, Y1, Y2, Y3, Y4, Y5, Y6, and Y7 and three outputs, i.e., A0, A1, and A2. This circuit has an enable input 'E'. Just like 2 to 4 line decoder, when enable 'E' is set to 1, one of these four outputs will be 1.
- A comparator used to compare two binary numbers each of two bits is called a 2-bit Magnitude comparator. It consists of four inputs and three outputs to generate less than, equal to, and greater than between two binary numbers.

#### 7. PROGRAMME:

VERILOG CODE	TEST BENCH
module	module TestModule;
Demultiplexer(in,s0,s1,s2,d0,d1,d2,d3,d4,d5,d6,	reg in;
d7);	reg s0;
input in,s0,s1,s2;	reg s1;
output d0,d1,d2,d3,d4,d5,d6,d7;	reg s2;
assign d0=(in & ~s2 & ~s1 &~s0),	wire d0;
$d1 = (in \& \sim s2 \& \sim s1 \& s0),$	wire d1;
d2=(in & ~s2 & s1 &~s0),	wire d2;
$d3=(in \& \sim s2 \& s1 \& s0),$	wire d3;
d4=(in & s2 & ~s1 &~s0),	wire d4;
d5=(in & s2 & ~s1 &s0),	wire d5;
d6=(in & s2 & s1 &~s0),	wire d6;
d7=(in & s2 & s1 &s0);	wire d7;
endmodule	Demultiplexer uut (
	.in(in),
	.s0(s0),
	.s1(s1),
	.s2(s2),
	.d0(d0),
	.d1(d1),
	.d2(d2),
	.d3(d3),
	.d4(d4),
	.d5(d5),
	.d6(d6),
	d7(d7)
	);
	initial begin
	in = 0;
	s0=0;
	s1=0;
	s2=0;
	#100;

[A Unit of Vivekananda Vidyavardhaka Sangha Puttur @]

Affiliated to Visvesvaraya Technological University

Approved by AICTE New Delhi & Recognised by Govt of Karnataka

TCP02 Rev 1.4 EC 16/08/24

**COURSE PLAN** 

```
in = 1;
                                                  s0 = 0;
                                                  s1 = 1:
                                                  s2 = 0;
                                                  #100;
                                                  end
                                                  endmodule
module decoder3 to 8(in,out, en);
                                                  module decoder tb;
input [2:0] in;
                                                  wire [7:0] out;
input en;
                                                  reg en;
output [7:0] out;
                                                  reg [2:0] in;
 reg [7:0] out;
                                                  integer i;
always @( in or en)
                                                  decoder3 to 8 dut(in,out,en);
       begin
   if (en)
                                                  initial begin
    begin
                                                    for (i=0; i<16; i=i+1)
      out=8'd0;
                                                      begin
      case (in)
                                                         \{en,in\} = i;
        3'b000: out[0]=1'b1;
                                                         #1:
        3'b001: out[1]=1'b1;
                                                       end
        3'b010: out[2]=1'b1;
                                                  end
        3'b011: out[3]=1'b1;
                                                  endmodule
        3'b100: out[4]=1'b1:
        3'b101: out[5]=1'b1;
        3'b110: out[6]=1'b1;
        3'b111: out[7]=1'b1;
        default: out=8'd0;
      endcase
   end
else
out=8'd0;
end
endmodule
// Verilog code for 2-bit comparator
                                                  module tb comparator;
module comparator(input [1:0] A,B, output
                                                  reg [1:0] A, B;
A less B, A equal B, A greater B);
                                                  wire A less B, A equal_B, A_greater_B;
wire tmp1,tmp2,tmp3,tmp4,tmp5, tmp6, tmp7,
                                                  integer i;
                                                  comparator uut(A,B,A_less_B, A_equal_B,
tmp8;
// A = B output
                                                  A greater B);
xnor u1(tmp1,A[1],B[1]);
                                                  initial begin
xnor u2(tmp2,A[0],B[0]);
                                                     for (i=0;i<4;i=i+1)
and u3(A equal B,tmp1,tmp2);
                                                     begin
// A less than B output
                                                         A = i;
                                                         B = i + 1:
assign tmp3 = (\sim A[0])& (\sim A[1])& B[0];
assign tmp4 = (\sim A[1])& B[1];
                                                         #20:
assign tmp5 = (\sim A[0])& B[1]& B[0];
                                                     end
assign A less B = tmp3 \mid tmp4 \mid tmp5;
```

[A Unit of Vivekananda Vidyavardhaka Sangha Puttur @]

Affiliated to Visvesvaraya Technological University


Approved by AICTE New Delhi & Recognised by Govt of Karnataka


TCP02 Rev 1.4 EC 16/08/24

**COURSE PLAN** 

```
// A greater than B output
                                                      for (i=0;i<4;i=i+1)
assign tmp6 = (\sim B[0])& (\sim B[1])& A[0];
                                                      begin
assign tmp7 = (\sim B[1])& A[1];
                                                          A = i;
assign tmp8 = (\simB[0])& A[1]& A[0];
                                                          B = i;
assign A greater B = tmp6 \mid tmp7 \mid tmp8;
                                                          #20;
endmodule
                                                      end
                                                      for (i=0;i<4;i=i+1)
                                                      begin
                                                          A = i+1;
                                                          B = i;
                                                         #20;
                                                      end
                                                   end
                                                   endmodule
```

#### 8. BLOCK DIAGRAM:






[A Unit of Vivekananda Vidyavardhaka Sangha Puttur ®]
Affiliated to Visvesvaraya Technological University

TCP02 Rev 1.4 EC 16/08/24

Approved by AICTE New Delhi & Recognised by Govt of Karnataka



#### 9. TRUTH TABLE:

- 1:8 DEMUX
- 3:8 DECODER
- 2 bit comparator:

Enable		INPUTS		Outputs								
E	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	<b>Y</b> <sub>7</sub>	<b>Y</b> <sub>6</sub>	<b>Y</b> <sub>5</sub>	Y <sub>4</sub>	<b>Y</b> <sub>3</sub>	Y <sub>2</sub>	Y <sub>1</sub>	Yo	
0	х	х	х	0	0	0	0	0	0	0	0	
1	0	0	0	0	0	0	0	0	0	0	1	
1	0	0	1	0	0	0	0	0	0	1	0	
1	0	1	0	0	0	0	0	0	1	0	0	
1	0	1	1	0	0	0	0	1	0	0	0	
1	1	0	0	0	0	0	1	0	0	0	0	
1	1	0	1	0	0	1	0	0	0	0	0	
1	1	1	0	0	1	0	0	0	0	0	0	
1	1	1	1	1	0	0	0	0	0	0	0	

[A Unit of Vivekananda Vidyavardhaka Sangha Puttur @]

Affiliated to Visvesvaraya Technological University

Approved by AICTE New Delhi & Recognised by Govt of Karnataka


TCP02 Rev 1.4 EC 16/08/24

#### **COURSE PLAN**


	INPUT		OU			
A1	A0	B1	BO	A <b< th=""><th>A=B</th><th>A&gt;B</th></b<>	A=B	A>B
0	0	0	0	0	1	0
0	0	0	1	1	0	0
0	0	1	0	1	0	0
0	0	1	1	1	0	0
0	1	0	0	0	0	1
0	1	0	1	0	1	0
0	1	1	0	1	0	0
0	1	1	1	1	0	0
1	0	0	0	0	0	1
1	0	0	1	0	0	1
1	0	1	0	0	1	0
1	0	1	1	1	0	0
1	1	0	0	0	0	1
1	1	0	1	0	0	1
1	1	1	0	0	0	1
1	1	1	1	0	1	0

#### 10. OUTPUTS:

• 1:8 DEMUX



• 2 bit comparator



[A Unit of Vivekananda Vidyavardhaka Sangha Puttur @]

Affiliated to Visvesvaraya Technological University

Approved by AICTE New Delhi & Recognised by Govt of Karnataka

TCP02 Rev 1.4 EC 16/08/24

#### **COURSE PLAN**

#### 11. RESULTS & CONCLUSIONS:

• 1:8 demux, 3:8 decoder and 2 bit comparator are realized using HDL codes.

#### 12. LEARNING OUTCOMES:

- 1:8 demux, 3:8 decoder and 2 bit comparator are realized and simulated using verilog code.
- 1:8 demux, 3:8 decoder and 2 bit comparator are synthesized and implemented on FPGA.

#### 13. APPLICATION AREAS:

- Compression (Audio/Video/Images).
- Electronic circuits.
- Digital communication.
- Video processing.
- Digital broadcasting.

#### 14. REMARKS:

- \_
- \_

#### 1. EXPERIMENT NO: 7

2. TITLE: TO REALIZE USING VERILOG BEHAVIORAL DESCRIPTION: FLIP-FLOPS: A) JK TYPE B) SR TYPE C) T TYPE AND D) D TYPE

#### 3. LEARNING OBJECTIVES:

- To understand the functionality of SR, JK, D and T-flip flop
- To simulate, synthesize and implement SR, JK, D and T-flip flop using HDL on FPGA.

#### 4. AIM:

• To realize using Verilog Behavioral description: Flip-flops: a) JK type b) SR type c) T type and d) D type

#### 5. MATERIAL REQUIRED:

FPGA Board, FRC's jumper and Power Supply

#### 6. THEORY:

- The basic flip-flop is an asynchronous sequential circuit. The RS flip-flop consists of a basic NOR flip-flop and two AND gates. The outputs of the two NAND gates remain at '0' as long as the clock pulse is '0', regardless of the S and R input values. When the clock pulse goes to '1', the information from the S and R inputs is allowed to reach the basic flip-flop. The set state is reached with with S = 1 and R = 0 and Clock pulse= 1. To change it to clear state the inputs must be S = 0, R = 1 and Clock pulse= 1. When both S = R = 1, the occurrence of the clock pulse causes both outputs to go to 0.
- A JK flip-flop is a refinement of the RS flip-flop in that the indeterminate state of the RS flip-flop is defined in the JK flip-flop. Inputs J and K behave like inputs S and R to set and clear the flip-flop. The JK flip-flop behaves like an RS flip-flop except when both J and K are equal to 1. When both J and K are 1, the clock pulse is transmitted through one AND gate only-the one whose Q=1, the output of upper AND gate becomes 1, upon application of clock pulse, and the flip-flop is cleared. If Q' is 1, the output of lower AND gate becomes a 1, and the flip-flop is set.
- A flip-flop is a binary cell capable of storing one bit of information. A flip-flop circuit has
  two outputs, one for the normal value and one for the compliment of bit stored in it. A flipflop circuit can maintain a binary state indefinitely until directed by an input signal to switch

[A Unit of Vivekananda Vidyavardhaka Sangha Puttur ®]
Affiliated to Visvesvaraya Technological University

TCP02 Rev 1.4 EC 16/08/24

Approved by AICTE New Delhi & Recognised by Govt of Karnataka

#### **COURSE PLAN**

states. The major difference between various flip-flops is in number of inputs they possess and in the manner in which the inputs affect the binary state. The D flip-flop receives the designation from its ability to transfer data into a flip-flop. It's basically an RS flip-flop with an inverter in the R input. This type of flip-flop sometimes called as D- latch.

• The T flip-flop is also called toggle flip-flop. It is a change of the JK flip-flop. The T flip flop is received by relating both inputs of a JK flip-flop. The T flip-flop is received by relating the inputs 'J' and 'K'. When T = 0, both AND gates are disabled. Therefore, there is no change in the output. When T= 1, the output toggles.

#### 7. PROGRAMME:

module sr_ff(sr,clk,q,qb);         module srfftest;           input [1:0]sr;         reg [1:0] sr;           input clk;         reg clk;           output q,qb;         wire q;           reg q,qb;         wire qb;           always @(posedge(clk))         sr_ff uut (.sr(sr), .clk(clk), .q(q), .qb(qb));           begin         clk=0;           2'b01:q=q;         always #50 clk=~clk;           2'b11:q=1'b0;         initial           begin         sr=01;#100;           2'b11:q=1'bx;         sr=00;#100;           endcase         sr=00;#100;           eps -q;         sr=00;#100;           end         sr=11;#100;           endmodule         #100 \$stop;           end         endmodule           module jk_fft(jk,clk,q,qb);         module jkfftest;           input [1:0]jk;         reg [1:0]jk;           input (lk;         vire qb;           input (lk;         vire qb;           input (lk;         vire qb;           input (lk;         reg (lk;           output q,qb;         wire qb;           reg q,qb;         wire qb;           always @(posedge(clk))         jk_ff uut (.jk(jk), .clk(clk), .q(q), .qb(qb));           initial clk=0;	VERILOG CODE	TESTBENCH CODE	
input [1:0]sr; input clk; output q,qb; reg q,qb; always @(posedge(clk)) begin casc(sr) 2'b00:q=q'; 2'b11:q=1'bx; endcase qb= -q; end module jk_ff(jk,clk,q,qb); input [1:0]jk; input [1:0]jk; input clk; output q,qb; reg q,qb; always @(posedge(clk)) begin casc(sr) clk=0; always #50 clk=-clk; initial clk=0; always #50 clk=-clk; initial begin s=01;#100; s=01;#100;#100; s=01;#100;#100;#100; s=01;#100;#100;#100;#100; s=01;#100;#100;#100;#100;#100;#100;#100;#	module sr ff(sr.clk.q.qb);	module srfftest:	
input clk; output q,qb; vire q; vire q; vire q; vire qb; always @(posedge(clk)) sr_ff uut (.sr(sr), .clk(clk), .q(q), .qb(qb)); initial clk=0; end end sr=11;#100; sure qb; always @(posedge(clk)) sr=01;#100; sr=01;#100;#100; sr=01;#100;#100;#100;#100;#100;#100;#100;#			
output q,qb;         wire q;           reg q,qb;         wire qb;           always @(posedge(clk))         sr_ft uut (.sr(sr), .clk(clk), .q(q), .qb(qb));           begin         (clk=0;           2'b00:q=q;         always #50 clk=~clk;           2'b11:q=1'b0;         initial           2'b10:q=1'b1;         begin           2'b11:q=1'bx;         sr=01;#100;           endcase         sr=10;#100;           qb=~q;         sr=00;#100;           end         sr=11;#100;           endmodule         #100 \$stop;           end         endmodule           module jk_ff(jk,clk,q,qb);         module jkfftest;           input [1:0]jk;         reg [1:0] jk;           input [2:0]jk;         reg [1:0] jk;           input [2:0]gk;         wire q;           input [2:0]gk;         wire q;           input [2:0]gk;         reg [1:0] jk;           input [2:0]gk; <td< td=""><td> </td><td></td></td<>			
reg q,qb; always @(posedge(clk)) begin	1 =	=	
begin	_ = = =	* '	
case(sr)       clk=0;         2'b00:q=q;       always #50 clk=~clk;         2'b10:q=1'b0;       initial         2'b10:q=1'b1;       begin         2'b11:q=1'bx;       sr=01;#100;         endcase       sr=10;#100;         qb=~q;       sr=00;#100;         end       sr=11;#100;         endmodule       #100 \$stop;         end       endmodule         module jk_ff(jk,clk,q,qb);       module jkfftest;         input [1:0]jk;       reg [1:0] jk;         input clk;       reg (clk;         output q,qb;       wire qb;         always @(posedge(clk))       jk_ff uut (.jk(jk), .clk(clk), .q(q), .qb(qb));         begin       initial clk=0;         case(jk)       always #50 clk=~clk;         2'b00:q=q;       always #50 clk=~clk;         2'b00:q=q;       jk=00;#100;         2'b10:q=1'b0;       jk=00;#100;         2'b11:q-~q;       jk=01;#100;         yb=~q;       #100 \$stop;         end       end			
2'b01:q=1'b0; 2'b10:q=1'b1; 2'b11:q=1'bx; endcase qb=~q; end endmodule  module jk_ff(jk,clk,q,qb); input [1:0]jk; input clk; output q,qb; reg q,qb; always @(posedge(clk)) begin case(jk) 2'b00:q=q; 2'b01:q=1'b0; 2'b11:q=-q; end end endmodule  initial begin sr=01;#100; sr=10;#100; sr=11;#100; end endmodule  module jkfftest; reg [1:0] jk; reg [1:0] jk; reg clk; wire q; wire q; wire qb; always @(posedge(clk)) begin case(jk) 2'b00:q=q; 2'b01:q=1'b0; jk=00;#100; jk=00;#100; jk=01;#100; jk=10;#100; gh=0;#100; gh=0;#100;#100; gh=0;#100;#100; gh=0;#100;#100; gh=0;#100;#100; gh=0;#100;#100; gh=0;#100;#100;#100; gh=0;#100;#100;#100; gh=0;#100;#100;#100; gh=0;#100;#100;#100;#100; gh=0;#100;#100;#100;#100;#100;#100;#100;#1	•	clk=0;	
2'b10:q=1'b1; 2'b11:q=1'bx; endcase qb=~q; end end endmodule  module jk_ff(jk,clk,q,qb); input [1:0]jk; input clk; output q,qb; reg q,qb; always @(posedge(clk)) begin case(jk) 2'b01:q=1'b0; 2'b01:q=1'b0; 2'b11:q=~q; end end end begin sr=01;#100; sr=00;#100; sr=11;#100; module jkfftest; reg [1:0] jk; reg [1:0] jk; reg clk; wire q; wire qb; jk_ff uut (.jk(jk), .clk(clk), .q(q), .qb(qb)); initial clk=0; always #50 clk=~clk; intial begin jk=00;#100; jk=00;#100; jk=01;#100; jk=01;#100; jk=11;#100; endcase qb=~q; end	2'b00:q=q;	always #50 clk=~clk;	
2'b11:q=1'bx; endcase qb= ~q; end	2'b01:q=1'b0;	initial	
$\begin{array}{llllllllllllllllllllllllllllllllllll$	2'b10:q=1'b1;	begin	
$\begin{array}{llllllllllllllllllllllllllllllllllll$	2'b11:q=1'bx;	sr=01;#100;	
end sr=11;#100; endmodule #100 \$stop; end endmodule  module jk_ff(jk,clk,q,qb); input [1:0]jk; input clk; output q,qb; reg q,qb; always @(posedge(clk)) begin initial clk=0; case(jk) yb01:q=1'b0; 2'b01:q=1'b0; 2'b10:q=1'b1; 2'b11:q=~q; end endmodule  module jkfftest; reg [1:0] jk; reg [1:0] jk; reg clk; wire q; wire qb; jk_ff uut (.jk(jk), .clk(clk), .q(q), .qb(qb)); initial clk=0; always #50 clk=~clk; initial begin jk=00;#100; jk=01;#100; jk=01;#100; jk=11;#100; endcase qb=~q; end #100 \$stop; end	endcase	sr=10;#100;	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$qb = \sim q;$	sr=00;#100;	
end endmodule  module jk_ff(jk,clk,q,qb); input [1:0]jk; input clk; output q,qb; reg q,qb; always @(posedge(clk)) begin case(jk) 2'b00:q=q; 2'b01:q=1'b0; 2'b10:q=1'b1; 2'b11:q=~q; end endmodule  module jkfftest; reg [1:0] jk; reg g(lk; wire q; wire qb; jk_ff uut (.jk(jk), .clk(clk), .q(q), .qb(qb)); initial clk=0; always #50 clk=~clk; initial begin jk=00;#100; jk=01;#100; jk=01;#100; endcase jk=11;#100; endcy end end endmodule	end	sr=11;#100;	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	endmodule	#100 \$stop;	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$		end	
$\begin{array}{llllllllllllllllllllllllllllllllllll$		endmodule	
$\begin{array}{llllllllllllllllllllllllllllllllllll$	module jk_ff(jk,clk,q,qb);	module jkfftest;	
$\begin{array}{llllllllllllllllllllllllllllllllllll$	input [1:0]jk;	reg [1:0] jk;	
$\begin{array}{llllllllllllllllllllllllllllllllllll$	input clk;	reg clk;	
$\begin{array}{llllllllllllllllllllllllllllllllllll$	output q,qb;	<b>1</b>	
$\begin{array}{llllllllllllllllllllllllllllllllllll$	reg q,qb;		
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	always @(posedge(clk))		
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	begin	initial clk=0;	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$		always #50 clk=~clk;	
$ \begin{array}{lll} 2'b10:q=1'b1; & jk=01;\#100; \\ 2'b11:q=\sim q; & jk=10;\#100; \\ endcase & jk=11;\#100; \\ qb=\sim q; & \#100 \ \$stop; \\ end & end \\ \end{array} $			
	ļ <u>-</u>	"	
$ \begin{array}{lll} \text{endcase} & & \text{jk=11;\#100;} \\ \text{qb=} \sim & \text{q;} & & \text{\#100 \$stop;} \\ \text{end} & & \text{end} \\ \end{array} $	1 • · · · · · · · · · · · · · · · · · ·	• • • • • • • • • • • • • • • • • • •	
$qb = \sim q$ ; #100 \$stop; end			
end		16	
	1 2	±. ·	
1 4 4 4			
endmodule endmodule	endmodule	endmodule	
module d_ff(d,clk,q,qb); module dfftest;		· · · · · · · · · · · · · · · · · · ·	
input d,clk; reg d;			
output q,qb; reg clk;		Telephone	
reg q,qb; wire q;	reg q,qb;	wire q;	

# Vivekananda College of Engineering & Technology [A Unit of Vivekananda Vidyavardhaka Sangha Puttur ®]

Affiliated to Visvesvaraya Technological University


TCP02 Rev 1.4 ЕC 16/08/24

Approved by AICTE New Delhi & Recognised by Govt of Karnataka

#### **COURSE PLAN**

<u>COURS</u>	<u>L F LAIN</u>
always@(posedge (clk)) begin if (d==1'b1) q=d; else if(d==1'b0) q=d; qb=~q; end endmodule	wire qb; d_ff uut (.d(d), .clk(clk), .q(q), .qb(qb)); initial clk = 0; always #50 clk=~clk; initial begin d=0; #100; d=1; #100; d=0; #100; # 100 \$stop; end endmodule
module t_ff ( t, clk, q, q_bar); input t, clk; output q, q_bar; reg q, q_bar; always @(posedge clk) begin q = ~t; q_bar = ~q; end endmodule	module tflipflop; reg t,clk; wire q, q_bar; t_ff uut ( .t(t), .clk(clk), .q(q), .q_bar(q_bar) ); initial clk = 0; always #50 clk=~clk; initial begin t = 0;clk = 0; #100; t = 0;clk = 1; #100;
	t = 1;clk = 1; #100 t = 1;clk = 0; #100; end end module

#### 8. BLOCK DIAGRAM:




[A Unit of Vivekananda Vidyavardhaka Sangha Puttur @]

Affiliated to Visvesvaraya Technological University

Approved by AICTE New Delhi & Recognised by Govt of Karnataka

TCP02 Rev 1.4 EC 16/08/24

#### **COURSE PLAN**



#### 9. TRUTH TABLE:

#### D-FLIP FLOP:

clk	D	q	q_bar
<b>↑</b>	0	0	1
1	1	1	0
0 or 1	X	q	q_bar

#### SR -FLIP FLOP:

clk	S	r	q	qb
0 or 1	X	x	q	qb
<b>↑</b>	0	0	q	qb
<b>↑</b>	0	1	0	1
<u></u>	1	0	1	0
1	1	1	z	z

#### JK-FLIP FLOP:

clk	j	k	q	qb
0 or 1	X	x	q	qb
<b>↑</b>	0	0	q	qb
1	0	1	0	1
1	1	0	1	0
1	1	1	qb	q

#### T-FLIP FLOP:

clk	Т	q	q_bar
<b>↑</b>	0	q	q_bar
<b>↑</b>	1	$\overline{q}$	
0 or 1	X	q	q_bar

# Vivekananda College of Engineering & Technology [A Unit of Vivekananda Vidyavardhaka Sangha Puttur ®]


[A Unit of Vivekananda Vidyavardhaka Sangha Puttur ®]

Affiliated to Visvesvaraya Technological University

Approved by AICTE New Delhi & Recognised by Govt of Karnataka

TCP02 Rev 1.4 EC 16/08/24

**COURSE PLAN** 



[A Unit of Vivekananda Vidyavardhaka Sangha Puttur @]

Affiliated to Visvesvaraya Technological University

Approved by AICTE New Delhi & Recognised by Govt of Karnataka

TCP02 Rev 1.4 EC 16/08/24

#### **COURSE PLAN**

#### 11. RESULTS & CONCLUSIONS:

• The waveforms for D,SR,JK and T flip flops are generated and truth tables are verified

#### 13. LEARNING OUTCOMES:

• Verilog code for D,SR,JK and T Flip-flops are written and outputs are verified

#### 14. APPLICATION AREAS:

- Computers
- Communication Systems
- Counter Design
- Registers

#### 15. REMARKS:

- .
- \_

-

#### 1. EXPERIMENT NO: 8

# 2. TITLE: TO REALIZE COUNTERS - UP/DOWN (BCD AND BINARY) USING VERILOG BEHAVIORAL DESCRIPTION.

#### 3. LEARNING OBJECTIVES:

• Write a verilog code for synchronous/Asynchronous counters and their test bench for verification. Observe the waveform.

#### 4. AIM:

• To Compile and simulate the Verilog Code for synchronous/Asynchronous counters. Verfiy the waveform and synthesize the code with the technological library.

#### 5. MATERIAL REQUIRED:

• FPGA Board, FRC's jumper, Power Supply

#### 6. THEORY:

#### SYNCHRONOUS COUNTERS:

In synchronous counters, the clock inputs of all the flip-flops are connected together and are triggered by the input pulses. Thus, all the flip-flops state changes simultaneously (in parallel). Synchronous Counters uses edge-triggered flip-flops that change states on either the "positive-edge" (rising edge) or the "negative-edge" (falling edge) of the clock pulse on the control input resulting in one single count when the clock input changes state. A synchronous counter however, has an internal clock, and the external event is used to produce a pulse which is synchronised with this internal clock.

#### **ASYNCHRONOUS COUNTERS:**

In asynchronous counters, the clock inputs of all the flip-flops are not connected together and are triggered by the input pulses. Asynchronous reset counter depends on the reset. When reset is high irrespective value of the clock, output goes to zero. On every clock pulse the resulting outputs count upwards from 0 (0000) to 15 (1111). Therefore, this type of counter is also known as a 4-bit Asynchronous Up Counter .

[A Unit of Vivekananda Vidyavardhaka Sangha Puttur ®] Affiliated to Visvesvaraya Technological University

TCP02 Rev 1.4 EC 16/08/24

Approved by AICTE New Delhi & Recognised by Govt of Karnataka

#### **COURSE PLAN**

Asynchronous Counters use edge-triggered flip-flops that change states on either the "positive-edge" (rising edge) or the "negative-edge" (falling edge) of the clock pulse on the control input resulting in one single count when the clock input changes state.

7. PROGRAM:		
VERILOG CODE	TESTBENCH CODE	
module synbcdup(Q,clk,rst); input clk ,rst; output [3:0] Q; reg [3:0] Q; initial begin Q=4'b0000; end always@(posedge clk) begin if(rst==1) Q=4'd0; else if (rst==0) Q=Q+1; end	module syncnttest; reg clk, rst; wire[3:0] Q; synbcdup uut (.Q(Q),.clk(clk),.rst(rst)); initial begin clk=0; forever#50 clk=~clk; end initial begin rst=0;#200; rst=1; #100; rst=0;#1500; rst=1;	
endmodule	end endmodule	
module syncntdwn(Q,clk,rst); input clk, rst; output [3:0] Q; reg [3:0] Q; initial begin Q=4'd15; end always@(posedge clk) begin if(rst==1) Q=4'd0; else if(rst==0) Q=Q - 1; end endmodule	module syndwntest; reg clk, rst; wire[3:0] Q; syncntdwn uut (.Q(Q),.clk(clk),.rst(rst)); initial begin clk=0; forever#50 clk=~clk; end initial begin rst=0;#200; rst=1;#100; rst=0;#1500; rst=1; end endmodule	
module asynbinup(Q,clk,rst); input clk, rst; output [3:0] Q; reg [3:0] Q; initial begin Q=4'd0; end always@(posedge clk or posedge rst) begin if(rst)	module asyncnttest; reg clk, rst; wire[3:0] Q; asynbinup uut (.Q(Q),.clk(clk),.rst(rst)); initial begin clk=0; forever#50 clk=~clk; end initial begin	

[A Unit of Vivekananda Vidyavardhaka Sangha Puttur ®]

Affiliated to Visvesvaraya Technological University


Approved by AICTE New Delhi & Recognised by Govt of Karnataka

TCP02 Rev 1.4 EC 16/08/24

**COURSE PLAN** 

CORSE FEAR			
Q=4'd0;	rst=0;#200;		
else	rst=1; #100;		
Q=Q+1;	rst=0;#1500;		
end	rst=1;		
endmodule	end		
	endmodule		
module asyncntdwn(Q,clk,rst);	module asyndwntest;		
input clk rst;	reg clk, rst;		
output [3:0] Q;	wire[3:0] Q;		
reg [3:0] Q;	asyncntdwn uut (.Q(Q),.clk(clk),.rst(rst));		
initial begin	initial begin		
Q=4'd0;	clk=0;		
end	forever#50		
always@(posedge clk or posedge rst)	clk=~clk;		
begin	end		
if(rst)	initial begin		
Q=4'd0;	rst=0;#200;		
else	rst=1;#100;		
Q=Q - 1;	rst=0;#1500;		
end	rst=1;		
endmodule	end		
	endmodule		

#### 8. BLOCK DIAGRAM:



[A Unit of Vivekananda Vidyavardhaka Sangha Puttur ®]

Affiliated to Visvesvaraya Technological University

Approved by AICTE New Delhi & Recognised by Govt of Karnataka

TCP02 Rev 1.4 EC 16/08/24

#### **COURSE PLAN**

#### 9. TRUTH TABLE:

#### SYNCHRONOUS RESET BINARY UP COUNTER:

Clk	Rst	Q
<b>↑</b>	0	0000
<b>↑</b>	0	0001
<b>↑</b>	0	0010
<b>↑</b>	0	0011
<b>↑</b>	0	0100
<b>↑</b>	0	0101
<b>↑</b>	0	0110
<b>↑</b>	0	0111
<b>↑</b>	0	1000
<b>↑</b>	0	1001
<b>↑</b>	0	1010
<b>↑</b>	0	1011
<u></u>	0	1100
<b>↑</b>	0	1101
<b>↑</b>	0	1110
<b>↑</b>	0	1111
X	1	0000

#### SYNCHRONOUS RESET BINARY DOWN COUNTER:

Clk	Rst	Q
<b>↑</b>	0	1111
<b>↑</b>	0	1110
<b>↑</b>	0	1101
<b>↑</b>	0	1100
<b>↑</b>	0	1011
<b>↑</b>	0	1010
<b>↑</b>	0	1001
<b>↑</b>	0	1000
<b>↑</b>	0	0111
<b>↑</b>	0	0110
<b>↑</b>	0	0101

[A Unit of Vivekananda Vidyavardhaka Sangha Puttur ®]

Affiliated to Visvesvaraya Technological University

Approved by AICTE New Delhi & Recognised by Govt of Karnataka

TCP02 Rev 1.4 EC 16/08/24

**COURSE PLAN** 

	<u> </u>	
<b>↑</b>	0	0100
<b>↑</b>	0	0011
<b>↑</b>	0	0010
<b>↑</b>	0	0001
<b>↑</b>	0	0000
X	1	0000

#### ASYNCHRONOUS RESET BINARY UP COUNTER

Clk	Rst	Q
<b>↑</b>	0	0000
<b>↑</b>	0	0001
<b>↑</b>	0	0010
<b>↑</b>	0	0011
<b>↑</b>	0	0100
<b>↑</b>	0	0101
<b>↑</b>	0	0110
<b>↑</b>	0	0111
<u> </u>	0	1000
<b>↑</b>	0	1001
<b>↑</b>	0	1010
<u> </u>	0	1011
<b>↑</b>	0	1100
<b>↑</b>	0	1101
<b>↑</b>	0	1110
<b>↑</b>	0	1111
X	1	0000

#### ASYNCHRONOUS RESET BINARY DOWN COUNTER:

Clk	Rst	Q
<b>↑</b>	0	1111
<b>↑</b>	0	1110
<b>↑</b>	0	1101
<b>↑</b>	0	1100
<b>↑</b>	0	1011
<b>↑</b>	0	1010

[A Unit of Vivekananda Vidyavardhaka Sangha Puttur @]
Affiliated to Visvesvaraya Technological University

Approved by AICTE New Delhi & Recognised by Govt of Karnataka


TCP02 Rev 1.4 EC 16/08/24

**COURSE PLAN** 


<b>↑</b>	0	1001
<b>↑</b>	0	1000
<b>↑</b>	0	0111
<b>↑</b>	0	0110
<b>↑</b>	0	0101
<b>↑</b>	0	0100
<b>↑</b>	0	0011
<b>↑</b>	0	0010
<u></u>	0	0001
<b>↑</b>	0	0000
X	1	0000

#### 10. OUTPUTS:

#### SYNCHRONOUS RESET BINARY UP COUNTER:



#### ASYNCHRONOUS RESET BINARY UP COUNTER:



#### 11. RESULTS & CONCLUSIONS:

• The waveforms for synchronous and asynchronous counters are generated and the truth tables are verified

#### 12. LEARNING OUTCOMES:

 Verilog code for synchronous and asynchronous counters are written and their outputs are verified

#### 13. APPLICATION AREAS:

- Digital clocks/Alarms
- Microwave ovens to set time
- Frequency divider circuits

[A Unit of Vivekananda Vidyavardhaka Sangha Puttur @]

Affiliated to Visvesvaraya Technological University

Approved by AICTE New Delhi & Recognised by Govt of Karnataka

TCP02 Rev 1.4 EC 16/08/24

#### **COURSE PLAN**

14. REMARKS:
• -
• -

#### 1. EXPERIMENT NO: 9

2. TITLE: VERILOG PROGRAM TO INTERFACE A STEPPER MOTOR TO THE FPGA/CPLD AND ROTATE THE MOTOR IN THE SPECIFIED DIRECTION (BY N STEPS).

#### 3. LEARNING OBJECTIVES:

- To understand the concept of Stepper motor.
- To realize and interface Stepper motor with FPGA.

#### 4. AIM:

- Interface a Stepper motor to FPGA and write Verilog code to control the Stepper motor rotation which in turn may control a Robotic Arm. External switches to be used for different controls like rotate the Stepper motor
- (i) +N steps if Switch no.1 of a Dip switch is closed
- (ii) +N/2 steps if Switch no. 2 of a Dip switch is closed
- (iii) –N steps if Switch no. 3 of a Dip switch is closed etc.
- 5. MATERIAL REQUIRED:
  - FPGA Board, FRC's Jumper, Power supply

#### 6. THEORY:

#### Stepper motor

The basic principle of stepper motor or any other motor is electromagnetic induction which means while apply a current to the circuit, the EMF will be induced due to change of magnetic field of the circuit.

• Working of stepper motor

The rotor shaft of the stepper motor is surrounded by the electromagnetic stator. The rotor and stator have poles which would be teethed or depends upon the motor type. When apply the electrical pulse to the stator which gets energized and produced EMF. The EMF cuts the conductor of the rotor. Now the torque will be introduced. This torque (force) is used to rotate the rotor shaft which means the rotor align itself along with stator.

A full rotation of stepper is divided into number of steps which would be around 200 steps. The stepper receives only one pulse at the time for one step. Normally the rotating angle of stepper motor typically is 1.8 degrees.

The stepper motor operates at various modes such as full step, half step.

• Full step

The full step of stepper motor is 200 steps per revolution. So the angle of rotation is 1.8 degrees which is calculating from given formula.

Step angle = 360 degrees / no of steps.

Step angle = 360 / 200 = 1.8 degrees.

The motor is used to covert mechanical energy into electrical energy. Stepper motor is not like as any other motor which means is not rotating continuously. It is rotating step by step according to

[A Unit of Vivekananda Vidyavardhaka Sangha Puttur @]

Affiliated to Visvesvaraya Technological University

Approved by AICTE New Delhi & Recognised by Govt of Karnataka

TCP02 Rev 1.4 EC 16/08/24

#### **COURSE PLAN**

given electrical pulse. The FPGA cannot drive stepper motor directly. Because of the I/O capability of FPGA is 3.3v. So for the driver circuit are required able to drive the stepper motor. A full rotation divides into a number of equal steps. So this motor called as also stepper motor.

#### 7. PROCEDURE / PROGRAMME:

#### STEPPER MOTOR

#### PROCEDURE:

- Make the connection between FRC9 of the FPGA board to the stepper motor connector of the VTU card2.
- Make the connection between FRC1 of the FPGA board to the Dip switch connector of the VTU card2.
- Connect the downloading cable and power supply to the FPGA board.
- Then open the Xilinx iMPACT software (refer ISE flow) select the slave serial mode and select the respetive BIT file and click program.
- Make the reset switch on (active low).
- Press the HEX keys and analyze the data.

#### **VERILOG CODE:**

```
module stepper(clk,reset, dipsw1, dipsw2, dipsw3, dout);
input clk, reset, dipsw1, dipsw2, dipsw3;
output reg[3:0]dout;
reg [0:35]divclk;
wire intclk;
reg [3:0]register;
integer n=200;
integer i=0;
always@(posedge clk)
begin
divclk=divclk+1;
assign intclk=divclk[16]:
always@(posedge intclk)
begin
if(reset)
begin
register<=4'b1001;
i=0;
end
else
begin
if(dipsw1)
begin
if(i<n)
begin
register<={register[2:0],register[3]};
dout=register;
i=i+1;
end
```

[A Unit of Vivekananda Vidyavardhaka Sangha Puttur ®]

Affiliated to Visvesvaraya Technological University

Approved by AICTE New Delhi & Recognised by Govt of Karnataka

TCP02 Rev 1.4 EC 16/08/24

#### **COURSE PLAN**

COURSE PLAN
end
else if(dipsw2)
begin
$if(i \le n/2)$
begin
register<={register[2:0],register[3]};
dout=register;
i=i+1;
end
end
else if(dipsw3)
begin
$if(i \le n)$
begin
register<={register[0],register[3:1]};
dout=register;
i=i+1;
end
end
end
end
endmodule
UCF file(User constraint File)

STEPPER MOTOR (KIT CONECTION)				
FRC1	DIP SWITCH			
FRC7	STEPPER MOTOR KIT			
PIN CONNECTION				
CLK	P52			
RESET	P74			
dipsw1	P76			
dipsw2	P77			
dipsw3	P79			
dout[0]	P5			
dout[1]	P4			
dout[2]	P2			
dout[3]	P141			
8. MODEL DIAGRAM :				


[A Unit of Vivekananda Vidyavardhaka Sangha Puttur @]

Affiliated to Visvesvaraya Technological University

Approved by AICTE New Delhi & Recognised by Govt of Karnataka

TCP02 Rev 1.4 EC 16/08/24

#### **COURSE PLAN**



#### 9. RESULTS & CONCLUSIONS:

• Stepper motor experiments is realized using verilog and interfaced with FPGA.

#### 10. LEARNING OUTCOMES:

- Stepper motor is realized using HDL.
- Stepper motor is interfaced with FPGA.

#### 11. APPLICATION AREAS:

- Floppy disk drivers.
- Computer printers, Image scanners.
- Cranes, elevators, etc.

#### 12. REMARKS:

• .

• -

#### 1. EXPERIMENT NO: 10

# 2. TITLE: VERILOG PROGRAMS TO INTERFACE SWITCHES AND LEDS TO THE FPGA/CPLD AND DEMONSTRATE ITS WORKING.

#### 3. LEARNING OBJECTIVES:

- To understand the concept of 7 seven segment LED.
- To realize how seven segment LED display can be interfaced and integrated with FPGA.

#### 4. AIM:

• To display the message on seven segment LED display by accepting HEX key pad input data.

#### 5. MATERIAL REQUIRED:

FPGA Board, FRC's Jumper, Power supply, HEX key pad.

#### 6. THEORY:

- 7-Segment display can display the digits 0-9 and the hex extension (A-F).
- Seven Segment display are of 2 types:
  - a. Common Anode type '0' indicates segment ON ,'1' indicates segment OFF
  - b. Common Anode type '1' indicates segment ON, '0' indicates segment OFF

#### 7. PROCEDURE / PROGRAMME:

• Make the connection between FRC5 of the FPGA board to the seven segment connector of

[A Unit of Vivekananda Vidyavardhaka Sangha Puttur @]

Affiliated to Visvesvaraya Technological University

Approved by AICTE New Delhi & Recognised by Govt of Karnataka

TCP02 Rev 1.4 EC 16/08/24

#### **COURSE PLAN**

the VTU card1.

- Make the connection between FRC4 of the FPGA board to the key board connector of the VTU card1.
- Make the connection between FRC6 of the FPGA board to the Dip switch connector of the VTU card1.
- Connect the downloading cable and power supply to the FPGA board.
- Then open the Xilinx iMPACT software (refer ISE flow) select the slave serial mode and select the respetive BIT file and click program.
- Press the HEX keys and analyze the data.

```
Verilog Program:
module key(clk, read, scan, dispn, disp); //SCAN= ROW & READ=COLUMN
input clk:
input [3:0]read;
output reg [3:0]scan=4'b0000;
output [3:0]dispn;
output reg [6:0]disp;
reg [1:0]count=2'b00;
always@(posedge clk)
begin
count <= count + 1'b1;
end a
ssign dispn=4'b0111;
always@(count)
begin
case(count)
2'b00:scan=4'b1000; //Row3
2'b01:scan=4'b0100; //Row2
2'b10:scan=4'b0010; //Row1
2'b11:scan=4'b0001; //Row0
default:scan=4'b0000;
endcase
end
always@(scan,read)
begin
case(scan)
4'b0001: case(read)
4'b0001:disp=7'b1111110; // 0
4'b0010:disp=7'b0110011; // 4
4'b0100:disp=7'b1111111; //8
4'b1000:disp=7'b1001110; //c
default:disp=7'b0000000;
endcase
4'b0010: case(read)
4'b0001:disp=7'b0110000; //1
4'b0010:disp=7'b1011011; //5
4'b0100:disp=7'b1111011; //9
4'b1000:disp=7'b0111101; // D
default:disp=7'b0000000;
```

[A Unit of Vivekananda Vidyavardhaka Sangha Puttur ®]

Affiliated to Visvesvaraya Technological University

Approved by AICTE New Delhi & Recognised by Govt of Karnataka

TCP02 Rev 1.4 EC 16/08/24

#### **COURSE PLAN**

<u></u>
endcase 4'b0100:
case(read)
4'b0001:disp=7'b1101101; // 2
4'b0010:disp=7'b1011111;//6
4'b0100:disp=7'b1110111;//A
4'b1000:disp=7'b1001111; //E
default:disp=7'b0000000; endcase
4'b1000: case(read)
4'b0001:disp=7'b1111001;//3
4'b0010:disp=7'b1110000;//7
4'b0100:disp=7'b0011111;//B
4'b1000:disp=7'b1000111; //F
default:disp=7'b0000000;
endcase
default:disp=7'b0000000;
endcase
end
endmodule

[A Unit of Vivekananda Vidyavardhaka Sangha Puttur @]

Affiliated to Visvesvaraya Technological University

Approved by AICTE New Delhi & Recognised by Govt of Karnataka

TCP02 Rev 1.4 EC 16/08/24

#### **COURSE PLAN**

#### 8. Truth Table:

Segment Values						Segment output	
g	f	e	d	c	b	a	
0	1	1	1	1	1	1	[]
0	0	0	0	1	1	0	l I
1	0	1	1	0	1	1	
1	0	0	1	1	1	1	 
1	1	0	0	1	1	0	I_I
1	1	0	1	1	0	1	ייי
1	1	1	1	1	0	1	ַ <u></u> וֹרַוּ
0	0	0	0	1	1	1	
1	1	1	1	1	1	1	ו_ו_ו
1	1	0	1	1	1	1	ιū
1	1	1	0	1	1	1	
1	1	1	1	1	0	0	5
0	1	1	1	0	0	1	
1	0	1	1	1	1	0	
1	1	1	1	0	1	1	i^i_i
1	1	1	0	0	0	1	

#### 9. RESULTS & CONCLUSIONS:

• A message displayed on seven segment LED display by accepting HEX key pad input data.

#### 10. LEARNING OUTCOMES:

- 7 seven segment LED display experiment is realized using verilog.
- Seven segment LED display is interfaced and integrated with FPGA.

#### 11. APPLICATION AREAS:

- Digital clocks.
- Electronic meters.
- Basic calculators.

#### 12. REMARKS:

[A Unit of Vivekananda Vidyavardhaka Sangha Puttur ®]

Affiliated to Visvesvaraya Technological University

Approved by AICTE New Delhi & Recognised by Govt of Karnataka

TCP02			
Rev 1.4			
EC			
16/08/24			

#### **COURSE PLAN**

• -• -

H. INTERNAL ASSESSMENT TEST MODEL QUESTION PAPER

H. I	NT]	ERNAL AS	SSESSMENT TEST M	10DEL QUESTION PAPER	<b>R</b>			
Dep	t: E	CE	Sem / Div: III / A	Course: Digital System	Cou	rse Code	: BEC3	302
				Design Using Verilog				
					Elec	tive: N		
Not	e: A	nswer any 2	2 FULL questions.					
Q	QN Questions				Marks	RBT	CO	
				PART A				
1	a	Design a lo	9	L3	CO1			
		the majorie	ety of the inputs are hig	th. Use K-map to simplify.				
	b			place the following equation	in to	8	L2	CO1
			canonical form.					
		1	,y,z) = w'x + yz'					
			(c) = (a + b') (b' + c)					
	С	_	bit magnitude compar	rator and implement using	basic	8	L3	CO2
		gates		OR				
2		C: 1:C	.1 0.11 : :		,•	0	T 2	001
2	a	_ * *		Quine-McClusky Minimiz	ation	9	L3	CO1
		Technique		7 0 0 14 15)				
	1.		$(c, d) = \sum_{c \in \mathbb{N}} (0, 1, 2, 3, 6, 7)$	7, 8, 9, 14, 15)		8	1.2	CO1
	b	Define the	$\boldsymbol{\varepsilon}$	2) December of sums	4)	_	L2	CO1
		1) Literal Minterm	,	ets 3) Product of sums 6) Canonical Sum of Prod	4)			
			5) Maxterm. cal Product of Sums	o) Canonical Sum of Frod	iucis			
	С	+-	sing K-map			8	L3	CO1
				$+\sum d(10, 11, 12, 13, 14, 15)$		0	L3	COI
		$\mathbf{D} = \mathbf{I}(\mathbf{W}, \mathbf{A},$	(1, 2, 3, 4, 7)	PART B				
3	_	Simplify	sing K-map	17HC1 D		8	L3	CO1
5	a		c, d) = $\Sigma(0, 1, 2, 4, 5, 6)$	8 9 12 13 14)		0	L3	COI
	b			Essential Prime implicants of	f the	8	L3	CO1,2
			nction using K-map	Lissential Time implicants of	'I tile		LJ	CO1,2
				ne simplified expression.				
	c			gram to a digital system usin	g 10	9	L2	CO2
			al to BCD encoder and	=	0			
		1		OR				
4	a	Implement	the following multipl	le output function using 74Ls	S138	8	L3	CO2
		and externa						
			$\Sigma = \sum m(1, 4, 5, 7)$					
			$C) = \pi M(2, 3, 6, 7)$					
	b	<u> </u>	· · · · · · · · · · · · · · · · · · ·	Function $F = \sum m(1, 2, 3, 7) \iota$	ısing	8	L3	CO1,2
			er with active high outp		_			
			1 with active high outp	CTUD!				

[A Unit of Vivekananda Vidyavardhaka Sangha Puttur ®]

Affiliated to Visvesvaraya Technological University

Approved by AICTE New Delhi & Recognised by Govt of Karnataka

TCP02 Rev 1.4 EC 16/08/24

## **COURSE PLAN**

#### G. CONTINUOUS INTERNAL EVALUATION

Evaluation	Weightage in Marks		
IA Test – 1	15		
IA Test – 2	15		
Other Marks	10		
Lab Component Marks	25		
Final CIE	15+10+25 = 50		