



CS & IT ENGINEERING

COMPUTER ORGANIZATION AND ARCHITECTURE

Instruction & Addressing Modes

Lecture No.- 01

By- Vishvadeep Gothi sir



Recap of Previous Lecture



Topic

Micro Operation

Topic

Memory Access

mov \Rightarrow Register to Register transfer

Load \Rightarrow memory to Register "

store \Rightarrow Register to memory "

Topics to be Covered



Topic

Instruction

Topic

ISA

Topic

Types of Instruction

#Q. Consider the following program segment. Here R1, R2 and R3 are the general-purpose registers.

LOOP:	Instruction	Operation	Instruction Size (no. of words)
	MOV R1, (3000)	$R1 \leftarrow M[3000]$	2
	MOV R2, (R3)	$R2 \leftarrow M[R3]$	1
	ADD R2,R1	$R2 \leftarrow R1 + R2$	1
	MOV (R3),R2	$M[R3] \leftarrow R2$	1
	INC R3	$R3 \leftarrow R3 + 1$	1
	DEC R1	$R1 \leftarrow R1 - 1$	1
	BNZ LOOP	Branch on not zero	2
	HALT	Stop	1

Assume that the content of memory location 3000 is 10 and the content of the register R3 is 2000. The content of each of the memory locations from 2000 to 2010 is 100. The program is loaded from the memory location 1000. All the numbers are in decimal.

Assume that the memory is byte addressable and the word size is ^{4 bytes}32 bits. If an interrupt occurs during the execution of the instruction "INC R3", what return address will be pushed on the stack?

A 1005

B 1020

C ✓ 1024

D 1040



Solution

addresses for byte
addressable
mem.

addresses for
word addressable
mem.

Instⁿ size

words


bytes

1000	1000	$R1 \leftarrow M[3000]$	2	8 bytes
1008	1002	LOOP: $R2 \leftarrow M[R3]$	1	4 bytes
1012	1003	$R2 \leftarrow R1 + R2$	1	4 bytes
1016	1004	$M[R3] \leftarrow R2$	1	4
1020	1005	$R3 \leftarrow R3 + 1$	1	4
1024	1006	$R1 \leftarrow R1 - 1$	1	4
1028	1007	Branch on not zero	2	8
1036	1009	Stop	1	4



Topic : Digital Computer

(Instruction + data)





Topic : Instruction

```
#include<stdio.h>
```

```
void main()
```

```
{
```

```
int a, b, c;
```

```
printf("Enter 2 values: ");
```

```
scanf("%d %d", &a, &b);
```

```
c = a + b;
```

```
printf("Sum = %d", c);
```

```
}
```




Topic : Instruction

High-level lang. program

```
#include<stdio.h>
```

```
void main()
```

```
{
```

```
int a, b, c;
```

```
printf("Enter 2 values: ");
```

```
scanf("%d %d", &a, &b);
```

```
c = a + b;
```

```
printf("Sum = %d", c);
```

```
}
```

Programming statements

Compiler

Language Translation

Instruction

Low level lang. prog.

or
machine code

or
binary code

or
byte code

1 0 1 1 1 0 0 0

1 0 0 0 0 0 0 1

1 1 1 1 0 0 1 0

0 1 0 1 0 1 0 1

1 1 1 1 0 1 1 0

0 1 0 1 0 1 0 1

1 0 0 0 1 1 1 1



1 0 1 0 0 0 1 1

0 0 1 1 1 1 0 1



Topic : Instruction

A group of bits which instructs computer to perform some operation





Topic : Instruction

while CPU architecture design, scientist decides that the CPU can perform 8 various operations.

$\xrightarrow{2^3} \Rightarrow \text{opcode} = 3 \text{ bits}$

operations	opcode
Addition	000
subtraction	001
1's complement	010
⋮	⋮
⋮	⋮
⋮	111

Instⁿ





Topic : Instruction

ex:- Instⁿ



↓
CPU can perform max. $2^4 = 16$ distinct type of operations
or

CPU can support max $2^4 = 16$ distinct instructions types.



Topic : ISA



(Instⁿ set architecture)

Collection of all inst^{ns} supported by a CPU

size of instⁿ set
or
size of ISA } \Rightarrow no. of inst^{ns} supported by CPU



Topic : Types of Instruction

Based on operands infoⁿ in instⁿ



- 3-Address Instruction:
- 2-Address Instruction:
- 1-Address Instruction:
- 0-Address Instruction:




Topic : 3-Address Instruction

Max 3 addresses ^{for operands} can be specified within an instruction

opcode	address ₁	address ₂	address ₃
--------	----------------------	----------------------	----------------------

ex:-



$$R2 \leftarrow R1 + R3$$

among 3 operands

→ 2 operands ⇒ Source
→ 1 operand ⇒ destination

$$x = (a + b) * (c + d)$$

a, b, c, d, x are memory operands

Using 3-address inst^{ns}:-

opcode addit ⁿ	R1	a	b
------------------------------	----	---	---

$$R1 \leftarrow a + b$$

opcode addit ⁿ	R2	c	d
------------------------------	----	---	---

$$R2 \leftarrow c + d$$

multi ⁿ	x	R1	R2
--------------------	---	----	----

$$x \leftarrow R1 * R2$$




Topic : 2-Address Instruction

Max 2 addresses can be specified within an instruction

→ 1 operand \Rightarrow only source

1 operand \Rightarrow source & destination both

opcode	add.1	add.2
--------	-------	-------



$R2 \leftarrow R2 + R3$

or

$R3 \leftarrow R2 + R3$

[default]

$$x = (a + b) * (c + d)$$

Load	R1	a
------	----	---

$$R1 \leftarrow a$$

addit ⁿ	R1	b
--------------------	----	---

$$R1 \leftarrow R1 + b$$

Load	R2	c
------	----	---

$$R2 \leftarrow c$$

Addit ⁿ	R2	d
--------------------	----	---

$$R2 \leftarrow R2 + d$$

Multip ⁿ	R1	R2
---------------------	----	----

$$R1 \leftarrow R1 * R2$$


store	x	R1
-------	---	----

$$x \leftarrow R1$$




Topic : 1-Address Instruction

Max 1 address can be specified within an instruction



ex:-



$$AC \leftarrow AC + R2$$

$$x = \frac{(a+b)}{AC} * \frac{(c+d)}{R1}$$

Load	C
------	---

$AC \leftarrow C$

Addition	d
----------	---

$AC \leftarrow AC + d$

store	R1
-------	----

$R1 \leftarrow AC$

Load	a
------	---

$AC \leftarrow a$

Addition	b
----------	---

$AC \leftarrow AC + b$

MUL	R1
-----	----

$AC \leftarrow AC * R1$

store	x
-------	---

$x \leftarrow AC$

$$x = \underbrace{(a+b)}_{\cancel{R1} AC} * \underbrace{(c+d)}_{AC \cancel{R2}}$$

$$AC \leftarrow a$$

$$AC \leftarrow AC + b$$

$$R1 \leftarrow AC$$

$$AC \leftarrow c$$

$$AC \leftarrow AC + d$$

$$R2 \leftarrow AC$$

$$AC \leftarrow R1$$

$$AC \leftarrow AC * R2$$

$$x \leftarrow AC$$



Topic : 0-Address Instruction




No any address can be specified within an instruction

opcode

\Rightarrow Every instⁿ must have opcode part.

Ans $\Rightarrow 16, 1$


#Q. Consider a digital computer which supports only 2-address instructions each with 14-bits. If address length is 5-bits then maximum and minimum how many instructions the system can support?



$$\text{Max} = 2^4 = 16$$

$$\text{Min} = 1$$

#Q. Consider a digital computer which supports only 3-address instructions each with 32-bits. If address length is 8-bits then maximum and minimum how many instructions the system can support?



$$\max = 2^8 = 256$$

$$\min = 1$$



2 mins Summary



Topic

Micro-operations

Topic

Instructions

Topic

Instruction Set Architecture

Topic

Types of Instructions

Topic

Opcode



Happy Learning

THANK - YOU