

CS & IT ENGINEERING

COMPUTER ORGANIZATION AND ARCHITECTURE

Instruction & Addressing Modes

Lecture No.- 02

By- Vishvadeep Gothi sir



Recap of Previous Lecture



Topic

Instruction

Topic

ISA

Topic

Types of Instruction

Topics to be Covered



Topic

Instruction

Topic

Multiple Instruction Support

ceil $\lceil \quad \rceil$ $\lceil 2.6 \rceil = 3$

$\lceil 2.02 \rceil = 3$

floor $\lfloor \quad \rfloor$ $\lfloor 2.6 \rfloor = 2$

$\lfloor 2.9 \rfloor = 2$



Topic : Instruction



A group of bits which instructs computer to perform some operation



Topic : Types of Instruction

- 3-Address Instruction:
- 2-Address Instruction:
- 1-Address Instruction:
- 0-Address Instruction:

#Q. Consider a digital computer which supports 64 2-address instructions. If address length is 9-bits then the length of the instruction is 24 bits?



$$\begin{aligned} \text{inst}^n \text{ length} &= 6 + 9 + 9 = 24 \text{ bits} \\ &= 3 \text{ bytes} \end{aligned}$$

$$\text{no. of inst}^ns = 64 \Rightarrow \text{opcode} = \log_2 64 = 6 \text{ bits}$$

#Q. Consider a digital computer which supports 64 2-address instructions. If address length is 9-bits then the length of the instruction is _____ bits?

In above question: Each instruction must be stored in memory in a byte-aligned fashion. If a program has 200 instructions, then amount of memory required to store the program text is 600 bytes?

in
byte
addressable
memory

$$\begin{aligned} \text{for } 1 \text{ inst}^n &= 3 \text{ bytes} \\ 200 \text{ inst}^ns &= 200 * 3 = 600 \text{ bytes} \end{aligned}$$

#Q. Consider a digital computer which supports 32 2-address instructions. Consider the address length is 8-bits. Each instruction must be stored in memory in a byte-aligned fashion. If a program has 300 instructions, then amount of memory required to store the program text is 900 bytes?

$$\text{no. of inst}^{\text{ns}} = 32 \Rightarrow \text{opcode} = \log_2 32 = 5 \text{ bits}$$

opcode	a.1	a.2
5	8	8

 $\Rightarrow 21 \text{ bits}$



} 3 bytes for 1 instⁿ

for 300 inst^{ns} $\Rightarrow 300 * 3 = 900$ bytes

#Q. A processor has 50 distinct instructions and 16 general purpose registers. Each instruction in system has one opcode field, 2 register operand field and a 10 bits memory address field. The length of the instruction is 24 bits?


$$\text{no. of inst}^{\text{ns}} = 50 \Rightarrow \text{opcode} = \lceil \log_2 50 \rceil = 6 \text{ bits}$$

$$\text{no. of GPR}^{\text{s}} = 16 \begin{pmatrix} R_0 \Rightarrow 0000 \\ R_1 \Rightarrow 0001 \\ R_2 \Rightarrow 0010 \\ \vdots \\ R_{15} \Rightarrow 1111 \end{pmatrix} \rightarrow \text{Reg. number} = 4 \text{ bits}$$

opcode	Reg.1	Reg.2	Mem. add.
6	4	4	10 bits

24 bits

#Q. A processor has 20 distinct instructions and 32 general purpose registers. A 24-bit instruction word has an opcode, two register operands and an immediate operand. The number of bits available for the immediate operand field is ____?



$$24 - (5 + 5 + 5) = 9 \text{ bits}$$

#Q. A processor has 20 distinct instructions and 32 general purpose registers. A 24-bit instruction word has an opcode, two register operands and an immediate operand. The number of bits available for the immediate operand field is ____?

In above question: Assume that immediate operand field is an unsigned number, What is its maximum and minimum value possible?

Ans \Rightarrow min $\Rightarrow 0$
max $\Rightarrow 511$

for n no. of bits

format	min	max
unsigned	0	$(2^n - 1)$
sign-magnitude	$-(2^{n-1} - 1)$	$+(2^{n-1} - 1)$
1^s complement	$-(2^{n-1} - 1)$	$+(2^{n-1} - 1)$
2^s complement	$-(2^{n-1})$	$+(2^{n-1} - 1)$

for $n = 9$


$$0 \quad 2^9 - 1 = 511$$

[NAT]



default \Rightarrow byte addressable mem.

#Q. Consider a system which support only 3 address instructions only, and supports 256B memory. If the instruction size is 40-bits then maximum & minimum number of instruction supported by the system are?



$$\text{no. of cells} = \frac{256 \text{ B}}{1 \text{ B}} = 256 = 2^8$$


\Downarrow
add. = 8 bits

$$\text{min} = 1$$

$$\text{max} = 2^{16} = 65536$$

Ques) consider a system which supports 64 3-address inst^{ns}.
If instⁿ length is 33 bits then address length is — bits?

Solⁿ




27 bits \Rightarrow hence each add. = 9 bits

Ans) In prev. questⁿ size of memory supported by system
512 bytes? [byte addressable memory as default]

Solⁿ


no. of cells = 2^9




$$\begin{aligned}\text{mem. size} &= 2^9 * 1B \\ &= 512B\end{aligned}$$

Ques) Consider a system which supports 250 2-address instructions. Each instⁿ length is 32 bits. The system supports word addressable mem. with word size 4 bytes. The max. size memory system supports = 16 k bytes?

Solⁿ



$$32 - 8 = 24 \text{ bits} \Rightarrow \text{add.} = 12 \text{ bits}$$



Mem. size

$$\begin{aligned} &= 2^{12} * 4B \\ &= 2^{12} * 2^2 B \\ &= 2^{14} B = 2^4 * 2^{10} B \\ &= 16 KB \end{aligned}$$



2 mins Summary



Topic

Instruction

Topic

Multiple Instruction Support



Happy Learning

THANK - YOU