



CS & IT ENGINEERING

COMPUTER ORGANIZATION AND ARCHITECTURE

Pipeline Processing

Lecture No.- 02

By- Vishvadeep Gothi sir



Recap of Previous Lecture



Topic

Synchronous Pipeline

Topic

Latency & Throughput

Topic

Instruction Pipeline

Topics to be Covered



Topic

Instruction Pipeline

Topic

Pipeline Hazard

Topic

Operand Forwarding



Topic : Instruction Pipeline

Assume a 5-stage pipeline

- IF: Instruction Fetch
- ID: Instruction Decode & Address Calculation
- OF: Operand Fetch
- EX: Execution
- WB: Write Back



Topic : Instruction Pipeline

Clock Cycles

Instructions	Clock Cycles													
	1	2	3	4	5	6	7	8	9	10	11	12	13	14
I1	IF	ID	OF	EX	WB									
I2		IF	ID	OF	EX	WB								
I3			IF	ID	OF	EX	WB							
I4				IF	ID	OF	EX	WB						
I5					IF	-	-							
I6														
I7														
I8								IF	ID	OF	EX	WB		
I9									IF	ID	OF	EX	WB	

branch ← I4

Target → I8

stall cycles
(extra cycles)





Topic : Instruction Pipeline



when CPU decodes branch instⁿ then next instⁿ is fetched after the conditⁿ is evaluated (the branch outcome is known)

no. of inst^{ns} executed (n) = 6 (I1 to I4, I8 to I9)


no. of segments (k) = 5

no. of cycles usually required = $k + n - 1 = 5 + 6 - 1 = 10$

but because of branch instⁿ, extra cycles needed = 3

Total = 13

In our example if I4 (branch instⁿ) does not take jump or branch.



$$n = 9$$

$$\text{stalls} = 3$$

$$\text{no. of cycles} = (5 + 9 - 1) + 3$$

$$= \underline{\underline{16}}$$

if after i^{th} stage of branch instⁿ, target is available

no. of stall cycles needed due to each branch instⁿ = $i-1$

[NAT]



Ans = 15

#Q. Consider a program which contains 50 instructions I1, I2, I3 I50. Further consider a 5-stage pipeline with stages as: Instruction Fetch, Decode, Operand Fetch, Execution and Write-Back. The program contains only 1 branch instruction which is instruction I5 and its target is instruction I48. If during the execution of the program the branch is taken then number of cycles required to execute this program in the given pipeline is _____?

no. of inst^{ns} executed (n) = 5 + 3 = 8 (I1 to I5, I48 to I50)

k = 5

stalls due to branch instⁿ = 4 - 1 = 3

w/o branch no. of cycles = $k + n - 1 = 5 + 8 - 1 = 12$

stalls = 3

Total = 15

#Q. In the above question if the pipeline has cycle time 10ns then total time required to execute the program is 150 ns?

$$15 * 10 = 150 \text{ ns}$$

$$\text{Ans} = 198$$

#Q. Consider a program which contains 200 instructions I1, I2, I3 I200. Further consider a 5-stage pipeline with stages as: Instruction Fetch, Decode, Operand Fetch, Execution and Write-Back. The program contains only 1 branch instruction which is instruction I6 and its target is instruction I16. If during the execution of the program the branch is taken then number of cycles required to execute this program in the given pipeline is _____?

$$n = \left[(6 - 1 + 1) + (200 - 16 + 1) \right] = 191$$

$$\text{stalls} = 4 - 1 = 3$$

$$k = 5$$

$$\begin{array}{rcl} \text{without stall} & = & 5 + 191 - 1 = 195 \\ \text{stalls} & & = 3 \\ \hline \text{Total} & = & 198 \end{array}$$

[NAT]

Ans = 207



#Q. Consider a program which contains 200 instructions I1, I2, I3 I200. Further consider a 5-stage pipeline with stages as: Instruction Fetch, Decode, Operand Fetch, Execution and Write-Back. The program contains only 1 branch instruction which is instruction I8 and its target is instruction I108. If during the execution of the program the branch is not taken then number of cycles required to execute this program in the given pipeline is —?

If branch not taken, $n = 200$

$k = 5$
stalls = $4 - 1 = 3$

without stalls, no. of cycles = $5 + 200 - 1 = 204$

stalls	= 3
<hr/>	
Total	= 207



Topic : Pipeline Hazards

Situations that prevent the next instruction from being executing during its designated clock cycle



Topic : Pipeline Hazards

1. Structural Hazard / Resource Conflict
2. Data Hazard / Data Dependency
3. Control Hazard / Branch Difficulty





Topic : Structural Hazard

2 different segments try to use same resource at same time.

2 inst^{ns} \Rightarrow I1 \Rightarrow Multiplication \Rightarrow takes 2 cycles in EX phase
I2 \Rightarrow Addition

I1	IF	ID	OF	EX	EX	WB
I2	IF	ID	OF	—	EX	WB

\uparrow
due to structural hazard


There is no
any solution
of such structural
hazard



Topic : Data Hazard or Data Dependency

Result of an instruction is used as input in next

I1: $R1 \leftarrow R2 + R3$
I2: $R5 \leftarrow R1 * R6$



$R1 = 8$
 $R2 = 3$
 $R3 = 5$
 $R6 = 2$
 $R5 = 16$

Note :-

no. of stalls due to 2 next to next data dependency inst^{ns}
= phase no. of WB — phase no. of OF

$I1: R1 \leftarrow R2 + R3$
 $I2: R9 \leftarrow R8$
 $I3: R5 \leftarrow R1 * R6$

independent instn

IF ID OF EX WB
 IF ID OF EX WB
 IF ID - OF EX WB
 → stall

$I1: R1 \leftarrow R2 + R3$
 $I2: R9 \leftarrow R8$
 $I3: R7 \leftarrow R15 + R12$
 $I4: R5 \leftarrow R1 * R6$

independent

IF ID OF EX WB
 IF ID OF EX WB
 IF ID OF EX WB
 IF ID OF EX WB

Solⁿ of data dependency

S/w Solⁿ

(by compiler)



Delayed Load



Insert independent or
no operation inst^{ns} b/w dependent
inst^{ns}.

H/w Solⁿ


- Hardware interlock
- operand forwarding
(by passing)

providing stalls to
delay of dependent
instⁿ


operand forwarding:-

I1:- $R1 \leftarrow R2 + R3$

I2:- $R5 \leftarrow R1 * R6$




$R1 = \cancel{2} 8$
 $R2 = 3$
 $R3 = 5$
 $R6 = 2$
 $R5 = \cancel{1} 16$



ALU to ALU data dependency \Rightarrow operand forwarding eliminates all stalls

Load to ALU dependency \Rightarrow $\left. \begin{array}{l} R1 \leftarrow \text{Memory} \\ R5 \leftarrow R1 * R6 \end{array} \right\}$ stalls needed


ALU to store dependency \Rightarrow $\left. \begin{array}{l} R1 \leftarrow R2 + R3 \\ \text{memory} \leftarrow R1 \end{array} \right\}$





Topic : Control Hazard or Branch Difficulty

Hazards because of branch instructions



Branch prediction :-

Predicts if branch is taken or not before even branch outcome is known. and continues executⁿ of inst^{ns} as per the predictⁿ.

If predictⁿ is known to be wrong when branch outcome available then revert executⁿ till branch instⁿ and continue instⁿ execution in correct directⁿ.



2 mins Summary



Topic

Instruction Pipeline

Topic

Pipeline Hazard

Topic

Operand Forwarding



Happy Learning

THANK - YOU