CS & IT ENGINEERING

COMPUTER ORGANIZATION AND ARCHITECTURE

Instruction & Addressing Modes



Lecture No.- 05

Recap of Previous Lecture










Instruction Construction for CPU

Topics to be Covered









Topic

Instruction Cycle

Topic

Fetch & Execution Cycle

Topic

Branch Instruction

Addressing moa



Topic: Effective Address



- Address of operand in a computation-type instruction or
- The target address in a branch-type instruction.



Topic: Branch Instruction

CPU is currently executing inst^h I2.

PC = 502

CPU decodes IZ as branch type instr

branch inst Condition

Branch taken

Target instⁿ on which jump to be taken, is executed next. False

Branch not taken

Next instⁿ in the sequence I3 executes next.

pc Value remains same 502.

addresses Mem. 500 I1 501 12 502 13 200 T4 504 Is-505 IG Program II 506


Assume Tanget instr IT called as Tanget instⁿ and it's mem address 506 is called as tanget address. Branch inst^h while executing changes PC = Target add.



Topic: Instruction Cycle

-> 6 steps to execute an inst "





(Computation type inst) CPU instas Mem. 1 IR PC 200 200 201 IZ **I**3 decodes 3 2 de code 202 Operation Prog. operands a (b)C (5) ALU AC



Topic: Fetch Cycle & Execution Cycle



only inst n fetch

from decode

to write back




Topic: Computation vs Branch Type Instruction



14		
IF	Fetch the insthusing Pc Value F	etch the inst using Pc value & inc
	& increment &c by size of noth	etch the inst using Pc value & inc.
ID	de code opcode	tecode opcode
€AC	Address/Cocath of operand calculated	Target address Calculated.
oF	operands are fetched	
EΧ	operation is performed le result	condition evaluation & PC updation if needed
WB	Result written back to Jestinat"	











Topic: Addressing Modes



It specifies how and from where the operands are obtained for an instruction using address part of inst^h.








Topic: Implied Mode



The opcode definition itself defines the operand



for any special purpose register access, no any explicit address must be needed in address part inst.



Topic: Immediate Mode



The address field of instruction specifies the operand value

Opcode	(Mode) (Add	dress
	Immediate	> oper

Use: To perform operation on constant value.

ex: R2
R2 +#3

To initialize Registers with constant value.

ex: R3
#4



Topic: Direct Mode (Absolute mode)



The address field of instruction specifies the effective address

Opcode	Mode	Address	,		1
\Im	irect	7	. !		Memory
			ŀ		
			ľ		A.
			Ì		
			\rightarrow	Operand	

memory accessed to obtain operand



Topic: Indirect Mode



The address field of instruction specifies the address of effective address



No of times memory is accessed to get operand = 2

int
$$x = 5$$
;

int $x \neq 1 = 0$;

printf("'). 1", $x \neq 1$;


 $x \neq 1 = 0$;



Topic: Register Mode



The address field of instruction specifies a register which holds operand






Topic: Register Indirect Mode



The address field of instruction specifies a register which holds effective address



Memory

No. of times memory accessed to get operand = 1 Direct mode !-

opcode mode add.

= (x+y+32) bits

Time to get operand = 1 mem. access

Reg. Indirect mode:

opcode mode add.

x
y
6 => (c+y+6) bits

Time to get operand = 1 Reg. access)
+
1 mem access)

System has 64 GPR's & 4GB RAM. Mem. add. = 32 bits

reg. field = 6 bits



2 mins Summary



Topic

Instruction Cycle

Topic

Fetch & Execution Cycle

Topic

Branch Instruction





Happy Learning

THANK - YOU