# CS & IT ENGINEERING

COMPUTER ORGANIZATION
AND ARCHITECTURE

Pipeline Processing



Lecture No.- 03











Topic Instruction Pipeline

Topic Pipeline Hazard

Topic Operand Forwarding

### **Topics to be Covered**







Topic Pipeline Hazards

Topic Data Hazard Classification

Topic CPI in Pipeline

ares)

If — 1

RI - RZ \* R3 RY = RI - R6 R5 ← R4 +R8

no of cycles needed if no operand forwarding

no of stalls due to immediate date dependency = phase no. WB - phase no. of of

k = 9

no of cycles w/o hazard = 4+3-1=6 stalls due to data dependency = 2 \*2 = 4

Total = 10

### Ans = 8



Consider a pipelined processor with the following four stages: #Q.

> ID: Instruction Decode and Operand Fetch IF: Instruction Fetch

EX: Execute WB: Write Back

The IF, ID, and WB stages take one clock cycle each to complete the operation. The number of clock cycles for the EX stage depends on the instruction. The ADD and SUB instructions need 1 clock cycle and the MUL instruction needs 3 clock cycle in the EX stage. Operand forwarding is used in the pipelined processor. What is the number of clock cycles taken to complete the following sequence of instructions?

ADD R2, R1, R0

MUL R4, R3, R2

SUB R6, R5, R4

R2←R1+R0 7 ALU to ALU data dependency but
R4←R3\*R2 operand forwarding will eliminate
R6←R5-R4 all problems.

### Solution



$$n = 3$$
 $k = 4$ 

no. of cycles needed 
$$\omega/o$$
 hazard =  $k+n-l = 4+3-l = 6$   
stalls due to 1 MUL inst<sup>n</sup> = 2  
Total = 8

$$k = 4$$
 $n = 4$ 

no of cycles 
$$\omega/o$$
 hazard =  $4+4-1=7$   
stalls due to structural hazard  
=  $1+2+4=7$   
Total =  $\frac{14}{10}$ 





### Ans = 12

#Q. Consider a pipelined processor with the following four stages:

IF: Instruction Fetch ID: Instruction Decode and Operand Fetch

EX: Execute WB: Write Back

The IF, ID, and WB stages take one clock cycle each to complete the operation. The number of clock cycles for the EX stage depends on the instruction. The ADD and SUB instructions need 1 clock cycle and the MUL instruction needs 3 clock cycle in the EX stage. Operand forwarding is not used in the pipelined processor. What is the number of clock cycles taken to complete the following sequence of instructions?

ADD R2, R1, R0 R2←R1+R0

MUL R4, R3, R2 R4←R3\*Ř2

SUB R6, R5, R4 R6←R5-R4

### Solution



stalls due to each immediate data dependency = 4-2 = 2

stalls due to each immediate

data dependency = 5-3

#Q. IF – 1 cycle

ID - 1 cycle

ADD type 7 instructions
SUB type 10 instructions
MUL type 5 instructions

$$n = 7 + 10 + 5 = 22$$
 $k = 5$ 

Total Cycles with and without operand forwarding?

155 immediate data Lyendencies

with operand forwarding: -



cycles 
$$\omega/o$$
 hazard =  $5+22-1=26$   
stalls =  $5*2=10$   
Total =  $36$ 

without openand forwarding:

cycles  $\omega/o$  hazard = 5+22-1=26 stells due to structural hazard = 10 stells -11 - data hazards = 5\*2=10 Total = 46

### [NAT] GATE-2018



#Q. The instruction pipeline of a RISC processor has the following stages: Instruction Fetch (IF), Instruction Decode (ID), Operand Fetch (OF), Perform Operation (PO) and Writeback (WB), The IF, ID, OF and WB stages take 1 clock cycle each for every instruction. Consider a sequence of 100 instructions. In the PO stage, 40 instructions take 3 clock cycles each, 35 instructions take 2 clock cycles each, and the remaining 25 instructions take 1 clock cycle each. Assume that there are no data hazards and no control hazards.

The number of clock cycles required for completion of execution of the sequence of instruction is 219\_?

$$\omega$$
 lo hazard no. of cycles =  $5+100-1=104$   
 $stalls = 115$   
Total  $219$ 



#Q. Consider a 4-stage pipeline processor. The number of cycles needed by the four instructions I1, I2, I3, I4 in stages S1, S2, S3, S4 is shown below:

|    | S <sub>1</sub> | S <sub>2</sub> | $S_3$ | S <sub>4</sub> |
|----|----------------|----------------|-------|----------------|
| I1 | 2              | 1              | 1     | 1              |
| 12 | 1              | 3              | 2     | 2              |
| 13 | 2              | 1              | 1     | 3              |
| 14 | 1              | 2              | 2     | 2              |

What is the number of cycles needed to execute the following loop? For (i = 1 to 2) (I1; I2; I3; I4)

### Solution



|    | 1  | 2  | 3  | 4  | 5  | 6  | 7  | 8  | 9  | 10 | 11 | 12 | 13 | 14 | 15 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| I1 | Sı | SI | 52 | 53 | 54 |    |    |    |    |    |    |    |    |    |    |
| 12 |    | -  | SI | 52 | 52 | S2 | 53 | 23 | 54 | 54 |    |    |    |    |    |
| I3 |    |    |    | SI | SI | -  | 52 | -  | 53 | -  | 54 | 54 | 54 |    |    |
| I4 |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| I1 |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 12 |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| I3 |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| 14 |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |

|    | S <sub>1</sub> | S <sub>2</sub> | $S_3$ | S <sub>4</sub> |
|----|----------------|----------------|-------|----------------|
| I1 | 2              | 1              | 1     | 1              |
| 12 | 1              | 3              | 2     | 2              |
| I3 | 2              | 1              | 1     | 3              |
| I4 | 1              | 2              | 2     | 2              |

### Solution



|    | S1  | S2 | S3   | S4 |
|----|-----|----|------|----|
| I1 | 2   | 3  | 4    | 5  |
| I2 | 3   | 6  | 8    | 10 |
| I3 | 5   | 7  | 9    | 13 |
| I4 | 6   | 9  | - 11 | 15 |
| I1 | 8   | 10 | 12   | 16 |
| 12 | 9   | 13 | 15   | 18 |
| I3 | 11. | 14 | 16   | 21 |
| I4 | 12  | 16 | 18   | 23 |

|    | S <sub>1</sub> | S <sub>2</sub> | S <sub>3</sub> | S <sub>4</sub> |
|----|----------------|----------------|----------------|----------------|
| I1 | 2              | 1              | 1              | 1              |
| 12 | 1              | 3              | 2              | 2              |
| 13 | 2              | 1 ·            | 1.             | 3              |
| I4 | 1              | 2              | 2              | 2              |



### **Topic: Hazard Classification**



Assume that there are two instructions i and j, and i is executed before j





Topic: Read After Write (RAW) - True Late dependency

j tries to read a source before i writes it. So j incorrectly gets the old value.

i: 
$$RI \leftarrow R2 + R3$$
  
j:  $R6 \leftarrow RI * R5$ 



Topic: Write After Write (WAW)

False dependency



j tries to write an operand before it is written by i

i: 
$$RI \leftarrow R2 + R3$$
  $\begin{cases} SOI^n \Rightarrow Register Renaming (H/\omega SOI^n) \end{cases}$   
j:  $RI \leftarrow R5 * R6$   $\end{cases}$  i:  $RI \leftarrow R2 + R3$   
j:  $R7 \leftarrow R5 * R6$ 







j tries to write an operand before i reads it, hence i incorrectly gets new value

i: 
$$R1 \leftarrow R2 + R3$$
  $\begin{cases} 50,7 \Rightarrow \text{Reg. Renaming} \end{cases}$   
j:  $R2 \leftarrow R5 * R6$ 

i: 
$$RI \leftarrow 22 + R3$$
  
j:  $R8 \leftarrow R5 * R6$ 



4 1 3

#Q. Count the number of RAW, WAW and WAR dependencies?

ADD R2, R1, R0 R2←R1+R0

MUL R4, R3, R2 R4←R3\*R2

SUB R6, R5, R4 R6←R5-R4

ADD R6, R7, R8 R6←R7+R8

MUL R7, R1, R2  $R7 \leftarrow R1*R2$ 

SUB R1, R3, R4 R1←R3-R4

## No. of RAW dependencies:

Ans = 2

$$RI \leftarrow R2 + R3$$
 $R6 \leftarrow R1 + R7$ 
 $R1 \leftarrow R8 - R9$ 
 $R0 \leftarrow R1 / R7$ 



#Q. An instruction format has the following structure

Instruction number opcode destination reg source reg-1, source reg-2

Consider the following sequence of instruction to be executed in a pipelined processor

I1: DIV R3, R1, R2 
$$R3 \leftarrow R1/R2$$

Which of the following statement is/are TRUE?

- A There is a WAW dependency on R3 between I3 and I4
- B There is a WAW dependency on R3 between I1 and I3
- There is a RAW dependency on R3 between I1 and I2
- There is a RAW dependency on R3 between I2 and I3

### [MSQ]



- #Q. For a pipelined CPU with a single ALU, consider the following situations
  - I. The J +  $1^{st}$  instruction uses the result of the J<sup>th</sup> instruction as an operand  $\rightarrow 9$
  - II. The execution of a conditional jump instruction -> bunch hazard
  - III. The Jth and J + 1st instructions require the ALU at the same time structural hazard

Which of the above can cause a hazard

- A. I and II only
- B. II and III only
- C. III only
- D. / All the three



- #Q. Register renaming is done in pipelined processors:
- a) as an alternative to register allocation at compile time
- b) for efficient access to function parameters and local variables
- to handle certain kinds of hazards
  - d) as part of address translation



- #Q. Consider the following sequence of instructions, which is to be executed on a 5 stage pipeline: IF, ID, OF, EX and WB. Each stage takes one cycle for each instruction. Total Cycles required to execute this sequence
- 1. When pipeline uses operand forwarding = 10 cycles
- 2. When pipeline does not use operand forwarding ⇒ 14 cycles

| ADD R2, R1, R0 | R2←R1+R0 |
|----------------|----------|
| MUL R4, R3, R2 | R4←R3*Ř2 |
| SUB R6, R5, R4 | R6←R5-Ř4 |
| ADD R6, R7, R8 | R6←R7+R8 |
| MUL R7, R1, R2 | R7←R1*R2 |
| SUB R1. R3. R4 | R1←R3-R4 |

k=5

no of cycles w/o hazard = 5+6-1=10 cycles

stalls due to each immediate data dependency = ws phase no - OF phase no = 5-3

for 2 data dependency, stalls = 2\*2=4

Total = 10+4=14



- #Q. Consider the following sequence of instructions, which is to be executed on a 5 stage pipeline: IF, ID, OF, EX and WB. Each stage takes one cycle for each instruction. Total Cycles required to execute this sequence
- 1. When pipeline uses operand forwarding -> 12
- 2. When pipeline does not use operand forwarding  $\Rightarrow |q|$

ADD R2, R1, R0 R2←R1+R0

MUL R4, R3, R2 R4←R3\*R2

LOAD R7, (1000)  $R7 \leftarrow M[1000]$ 

ADD R6, R7, R8 R6←R7+R8

MUL R7, R1, R2 R7←R1\*R2

SUB R1, R3, R4 R1←R3-R4

a/o operand forwarding,



### 2 mins Summary



Topic Pipeline Hazards

Topic Data Hazard Classification

Topic CPI in Pipeline





# Happy Learning THANK - YOU