

# CS & IT ENGINEERING

## DIGITAL LOGIC

### Combinational Circuit



Lecture No. 4



By- CHANDAN SIR





# TOPICS TO BE COVERED

01 DEMUX


02 Question Practice

03 ENCODER

03 Discussion

Q11

$$\begin{cases} T_{MUX} = 2 \mu s \\ T_{AND} = 1 \mu s \end{cases}$$



Case(1)  $T=0$

$$T = T_{MUX-2} = 2 \mu s$$


Case(2)  $T=1$

$$T = T_{AND} + T_{MUX-1} + T_{MUX-2}$$

$$T = 1 \mu s + 2 \mu s + 2 \mu s$$

$$T = 5 \mu s$$

# DE-MUX




→ AND Logic



# DEMUX, ENCODER

Q.2

Design a 1 x 2 DE-MUX?




$S_0$	$y_0$	$y_1$
0	$\bar{I}$	0
1	0	$I$


$$y_0 = \bar{S}_0 I$$

$$y_1 = S_0 I$$

1x4



# 1x4 DE-MUX




HW.

1x8 DE-MUX  $\rightarrow$

Q

$$1 \times \underline{2} \text{ DEMUX} \xrightarrow[2+1=\underline{(3)}]{\frac{4}{2} + \frac{2}{2}} 1 \times \underline{4} \text{ DE-MUX.}$$





Base	Digit
2	0, 1
3	0, 1, 2
4	0, 1, 2, 3
5	0, 1, 2, 3, 4
6	0, 1, 2, 3, 4, 5
7	0, 1, 2, 3, 4, 5, 6
8	0, 1, 2, 3, 4, 5, 6, 7
10	0, 1, 2, 3, 4, 5, 6, 7, 8, 9
11	0-9, A
12	0-9, A, B
13	0-9, A, B, C

14	0-9, A, B, C, D
15	0-9, A, B, C, D, E
16	0-9, A-F

$(101)_2$


Minimum base = 2

$(12C)_{13}$

Minimum base = 13



$$(238) \times$$



# DEMUX, ENCODER

## ENCODER

- A circuit used to convert any code into Binary are called Encoder.
- ✓  $4 \times 2$  Encoder [Quad to Binary Encoder]
- $8 \times 3$  Encoder [Octa to Binary Encoder]
- $16 \times 4$  Encoder [Hexa to Binary Encoder]

Decimal	BCD	EXCESS-3	4221
0	0 0 0 0	0 0 1 1	0 0 0 0
1	0 0 0 1	0 1 0 0	0 0 0 1
2	0 0 1 0	0 1 0 1	0 0 1 0
3	0 0 1 1	0 1 1 0	0 0 1 1
4	0 1 0 0	0 1 1 1	0 1 1 0
5	0 1 0 1	1 0 0 0	1 0 0 1
6	0 1 1 0	1 0 0 1	1 1 0 0
7	0 1 1 1	1 0 1 0	1 1 0 1
8	1 0 0 0	1 0 1 1	1 1 1 0
9	1 0 0 1	1 1 0 0	1 1 1 1

↓ ↓ ↓ ↓  
8 4 2 1  
0 1 1 0



# Binary Coded Decimal

0 to 9

Each Decimal numbers will be represented by 4 bits.

Decimal	BCD
0 →	0000
1 →	0001
2 →	0010
3 →	0011
4 →	0100
...	
9 →	1001

Decimal	BCD
10	00010000

# Complement

$r \rightarrow$  Base or Radix

$(r-1)$ 's complement

$r$ 's complement

$r=2$

1's complement

2's complement

$r=8$

7's complement

8's complement

$r=10$

9's complement

10's complement

$r=16$

15's complement  
F's

16's complement  
F's



1's complement →

$$\begin{array}{r} 1 \\ - 0 \\ \hline 1 \end{array}$$

$$\begin{array}{r} 1 \\ - 1 \\ \hline 0 \end{array}$$

9's complement  
←————→

$$\begin{array}{r} 9 \\ - 0 \\ \hline 9 \end{array} \quad \begin{array}{r} 9 \\ - 9 \\ \hline 0 \end{array}$$

Self complement

$$\begin{array}{r} 9 \\ - 1 \\ \hline 8 \end{array} \quad \begin{array}{r} 9 \\ - 8 \\ \hline 1 \end{array}$$

Self complement

$$\begin{array}{r} 999 \\ - 723 \\ \hline 276 \end{array}$$



## DEMUX, ENCODER

### CODE CONVERSION

BCD CODE - It is weighted code but not self complimented


Excess 3 CODE - It is not a weighted code but self complimented code

4221 CODE - It is weighted code and self complimented code

# DEMUX, ENCODER

## 4 × 2 ENCODER

Step 1. Find the number of inputs and outputs





# DEMUX, ENCODER

## 4 × 2 ENCODER

Step 2. Truth Table


SB		LSB		MSB	LSB
I <sub>3</sub>	I <sub>2</sub>	I <sub>1</sub>	I <sub>0</sub>	Y <sub>1</sub>	Y <sub>0</sub>
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1



$I_3$	$I_2$	$I_1$	$I_0$	$y_1$	$y_0$
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1

$$y_0 = I_1 + I_3$$

$$y_1 = I_2 + I_3$$






# DEMUX, ENCODER

HW

## 8 × 3 ENCODER

Step 1.



Thank you

**GW**  
*Soldiers!*

