CS & IT ENGINEERING

COMPUTER ORGANIZATION
AND ARCHITECTURE

Instruction & Addressing Modes



Lecture No.- 04

Recap of Previous Lecture







Topic

Multiple Instruction Support

Topic

Variable Size Instructions

Topics to be Covered







Int Reg. field => 4 bits

float Reg. field = 6 bits W

#Q. A processor has 16 integer registers (R0, R1, ..., R15) and 64 floating point registers (F0, F1, ..., F63). It uses a 2-byte instruction format. There are four categories of instructions: Type-1, Type-2, Type-3, and Type 4. Type-1 category consists of four instructions, each with 3 integer register operands (3Rs). Type-2 category consists of eight instructions, each with 2 floating point register operands (2Fs). Type-3 category consists of fourteen instructions, each with one integer register operand and one floating point register operand (1R+1F). Type-4 category consists of N instructions, each

The maximum value of N is 32?

with a floating-point register operand (1F).

Inst' size = 2 bytes = 16 bits Type 4 Type 3 Type 1 Typez 16 16 16 opcode opcode F opcode Opcode 10 masc = 12 * 2 = 12 4 * 2 = 16 2 * 2 = 2 = 32 used unused = 12 used = 8 used = 14 unused = 4 unused = 2

Ans = 8



#Q. Consider a register-based architecture system (2-address instructions). For this system the following intermediate code is going to be converted in machine code. Minimum number of instructions created are _____?

$$t1 = X + Y$$

$$t2 = t1 * Z$$

$$t3 = t2 + M$$

$$t4 = Y + t3$$

Assume X, Y, Z and M are memory operands t1, t2, t3 and t4 are compiler temporaries


$$t_1 = x + y$$

 $t_2 = t_1 * z$
 $t_3 = t_2 + M$
 $t_4 = y + t_3$

$$R1 = x + 1$$

$$R2 = y$$

$$R3 = x = x$$



[NAT] GATE- PYQ



#Q. In a simplified computer the instructions are:

OP R _t , R _t	- Performs R Op R and stores the result in R
OP m, R	- Performs val Op R, and stores the result in R, val denotes the content of memory location m
MOV m, R	- Moves the content of memory location m to register R
MOV R, m	- Moves the content of register R to memory location m

The computer has only two registers and OP is either ADD or SUB. Consider the following basic block:

$$t1 = a + b$$

 $t2 = c + d$
 $t3 = e - t2$
 $t4 = t1 - t3$



Assume that all operands are initially in memory. The final value of the #Q. computation should be in memory. What is the minimum number of MOV instructions in the code generated for this basic block?

Mem or Reg.
ALU

Mov b, RI RI
$$\leftarrow$$
 b RI = ± 1
ADD a, RI RI \leftarrow a + RI R2 = $\pm x \pm 3$
Mov J, R2 R2 \leftarrow d ± 4
ADD C, R2 R2 \leftarrow C + R2
SUB e, R2 R2 \leftarrow C - R2
Mov R2, X \propto \leftarrow R2

$$RI = t1$$
 $R2 = t2$
 $t4$

Ans = 5



#Q. In a simplified computer the instructions are:

OP R _i , R _i	- Performs R Op R and stores the result in R
OP R, m	- Performs R: Op val and stores the result in R: val denotes the content of memory location m
MOV m, R	- Moves the content of memory location m to register R
MOV R, m	- Moves the content of register R to memory location m

The computer has only two registers and OP is either ADD or SUB. Consider the following basic block:

$$t1 = a + b$$

$$t2 = c + d$$

$$t3 = e - t2$$

$$t4 = t1 - t3$$

[NAT]



#Q. Assume that all operands are initially in memory. The final value of the computation should be in memory. What is the minimum number of MOV instructions in the code generated for this basic block?



$$RI \leftarrow Q$$
 $RI \leftarrow RI + b$
 $R2 \leftarrow C$
 $R2 \leftarrow R2 + d$
 $M \leftarrow R2$
 $M \leftarrow R1$
 $M \leftarrow R1$
 $M \leftarrow R1$
 $M \leftarrow R1$
 $M \leftarrow R2$
 $M \leftarrow R1$

$$RI = \cancel{a} t1$$

$$R2 = \cancel{b} t2\cancel{e}$$

$$n = +2$$

Topic: Register Spill



when enough no of regs are not there in CPU then for a program execution if any operands is moved to memory temporarily.



- #Q. Consider a register-memory architecture system (2-address instructions). For this system the following intermediate code is going to be converted in machine code. Minimum how many registers are required in system so that the code can run without register spill?
 - Consider first operand is always the register operand and it's the destination for operation too.

$$t1 = X + Y$$

 $t2 = t1 - Z$
 $t3 = t1 + t2$

$$t4 = M + t3$$

Assume X, Y, Z and M are memory operands

ALU

$$RI \leftarrow X$$
 $RI \leftarrow RI + Y$
 $R2 \leftarrow RI$
 $RI \leftarrow RI - Z$
 $R2 \leftarrow R2 + RI$
 $RI \leftarrow M$
 $RI \leftarrow M$
 $RI \leftarrow RI + R2$

Ans = 3



#Q. Consider a register-based architecture system (2-address instructions). For this system the following intermediate code is going to be converted in machine code. Minimum how many registers are required in system so that the code can run without register spill?

Consider first operand is destination for operation too.

$$t1 = X + Y$$

$$t2 = t1 - Z$$

$$t3 = t1 + t2$$

$$t4 = M + t3$$

Assume X, Y, Z and M are memory operands

the

Reg

ALU

$$R1 \leftarrow X$$
 $R2 \leftarrow Y$
 $R1 \leftarrow R1 + R2$
 $R2 \leftarrow R1$
 $R3 \leftarrow Z$
 $R1 \leftarrow R1 - R3$
 $R2 \leftarrow R2 + R1$
 $R1 \leftarrow M$
 $R1 \leftarrow M$
 $R1 \leftarrow R1 + R2$

$$RI = X + t + t \times M$$
 $R2 = X + t + t \times 3$
 $R3 = Z$



2 mins Summary



Topic

Instruction Construction for CPU

Topic

Instruction Cycle

Topic

Fetch & Execution Cycle

Topic

Branch Instruction





Happy Learning THANK - YOU