CS & IT ENGINEERING

COMPUTER ORGANIZATION
AND ARCHITECTURE

IO Organization



Lecture No.- 03

Recap of Previous Lecture









Topic

Modes of Transfer


Topic

Programmed IO

Topic

Interrupt IO

Topics to be Covered









Topic Direct Memory Access (DMA)

Topic **Cycle Stealing**

Topic **Burst Mode**

[NAT]



- #Q. A device with data transfer rate 20 KB/sec is connected to a CPU. Data is transferred byte-wise. Let the interrupt overhead be 10 microsecond.
- (550 US) 1. Total time required in programmed IO for 10 bytes data transfer?
 - 2. Total time required in interrupt IO for 10 bytes data transfer?
 - 3. What is the minimum performance gain of operating the device under interrupt mode over operating it under program controlled mode?

for 20kB, device takes = 1 sec for 1 Byte -11 -= 1 sec * 18 = <u>1</u> msec 20 = 1000 Usec = 50 Usec

2. Total time in interrupt I/O = Interrupt + Service overhead time

= 10 Usec + (10 *50) les

= 510 Usec

performance gain = older technique time = 550 USEC

faster technique time = 550 USEC

speed up

faster technique

of faster technique



#Q. A device with data transfer rate 10KB/sec is connected to a CPU. Data is transferred byte-wise. Let the interrupt overhead be 4 microsec. The byte transfer time between the device interface register and CPU or memory is negligible. What is the minimum performance gain of operating the device under interrupt mode over operating it under program-controlled mode?

for 10kB, time = 1sec | Program

For 1B, time =
$$\frac{1 \text{ sec}}{10 \text{ kB}} * 1 \text{ B}$$


Interrup

= $\frac{1}{10} \text{ msec}$

= $\frac{1}{10} \text{ msec}$

= $\frac{1}{10} \text{ olsec}$


Programmed I/o time = 100 + 0 = 100 USInterrupt I/o time = 100 + 0 = 100 USPerformance gain = $\frac{100 \text{ US}}{4 \text{ US}} = 25$









- Enables data transfer between I/O and memory without CPU intervention
- · Need a hardware: DMAC (DMA Controller)





tx= 100 ms







1. Starting Address: - add of mem. starting from where data transfer starts in memory

2. Data Count: - No. of bytes/worlds to be transferred.

| example | 1 Initially | After 1 B transferred | After 1B | | |
|---------------|-------------|--------------------------|----------|------|----------------------------------|
| starting add. | 200 | 201 | 202 | **** | Transfer stops |
| Data count | 50 | 49 | 48 | | when data count becomes zero. |

During DMA transfer CPU Can not use system buses.

So CPU Can perform only those operations which do not require system bus; which means CPU remains idle or blocked during that time.

Pw

After how much time (when) CPU takes back control of the bus from DMAC.





- 1. Burst Mode
- 2. Cycle Stealing
- 3. Interleaving DMA





Burst Mode:

when control of the buses is given to DMAC, then a burst (block) of data is transferred before CPU takes back the bus control.





Cycle Stealing:

slow I/O device takes time to prepare data internally. During that time CPU keeps the Control of the buses. when the data (1 byte or 1 word) is prepared, DMAC steals buses for 1 Cycle from CPU and transfers the prepared data to memory; and again bus control is returned to CPU after that.

 Data preparation time in I/O = tx

Data transfer time to memory = ty Percentage of time CPU is blocked due to DMA = ty *100%.

(Burst mode) tx +ty -11- + 100%

(cycle steeling) = tx



#Q. Consider a device operating on 1MBPS speed and transferring the data to memory using cycle stealing mode of DMA. If it takes 2 microseconds to transfer 16 bytes data to memory when it is ready/prepared. Then percentage of time CPU is blocked due to DMA is?

% of time CPU blocked due to DMA =
$$\frac{2 \text{ US}}{16 \text{ US}} * 100% = 12.5%$$



2 mins Summary



Topic Modes of Transfer

Topic Programmed IO

Topic Interrupt IO





Happy Learning THANK - YOU