




CS & IT ENGINEERING

COMPUTER ORGANIZATION AND ARCHITECTURE

Memory Organization

Lecture No.- 02

By- Vishvadeep Gothi sir



Recap of Previous Lecture



Topic

Memory Hierarchy

Topic

Memory Presentation

Topics to be Covered



Topic

Memory Address Decoder

Topic

Main Memory: RAM, ROM

Topic


RAM Chip

Topic

ROM Chip



Topic : Memory Address Decoder




$$\text{Ans} = 11 \times 2^{11} \text{ or } 11 \times 2k$$



#Q. Consider a memory of size $2K \times 8\text{-bits}$. What is the size of decoder needed to access the cells of the memory uniquely?


$$\text{no. of cells} = 2k = 2^{11} \Rightarrow \text{add. size} = 11 \text{ bits}$$



- #Q. If there are m input lines n output lines for a decoder that is used to uniquely address a byte addressable 1 KB RAM, then the minimum value of $m + n$ is _____?

$$\text{RAM} = 1\text{KB} = 1\text{k} \times 1\text{B}$$

$$\text{no. of cells} = 1\text{k} = 2^{10} \Rightarrow \text{add.} = 10 \text{ bits}$$



$$m = 10$$

$$n = 2^{10} = 1024$$

$$m + n = 10 + 1024 = \underline{\underline{1034}}$$



Topic : Main Memory



Used to store current running programs and their data.
or

cpu takes inst^{ns} & data for execution from main memory.


Types:-

1. ROM (non-volatile)

2. RAM (volatile) \Rightarrow when power supply is cut then the memory is flushed out (the content of memory is not persisted)



Topic : ROM



→ P.O.S.T.
(Power on self Test)
→ Booting

Bootstrap program or loader:-
Prog. which responsible for booting



Topic : RAM



used to store OS programs and current running
Program's instⁿs + data.



Topic : Types of RAM

Hardware



Static (SRAM)

1. Built using flip-flops

2. No refresh needed

3. faster

4. Expensive

5. Used for cache memory

Dynamic (DRAM)

1. Built using capacitors

store content in the form of electric charges

2. Periodic refresh/recharge is required.

3. slower

4. Less expensive

5. used for main memory

Static

- 6. Less idle power consumption
- 7. More operational power consumptionⁿ

Dynamic

- 6. More idle power consumption
- 7. Less operational power consumption

#Q. Consider 2 4-bits unsigned values A and B. What will be the maximum size of result for:

1. Addition of A and B \Rightarrow 5-bits
2. Multiplication of A and B \Rightarrow 8-bits

A, B
0000 to 1111

or
0 to 15

extreme case

$$A = 15$$

$$B = 15$$

$$A + B = (30)_{10}$$

\Downarrow
5-bits

$$A = 15$$

$$B = 15$$

$$A * B = (225)_{10}$$

\Downarrow
8-bits

#Q. The amount of ROM needed to store the table for multiplication of two 4-bit unsigned integer is?

A

64 bits

B


128 bits

C

1K bits

D

2K bits



Table


0*0	
0*1	
0*15	
1*0	
1*15	
15*15	

$$\begin{aligned}\text{memory size needed} &= 2^8 * 8 \text{ bits} \\ &= 2^8 * 2^3 \text{ bits} \\ &= 2^{11} \text{ bits} \\ &= 2k \text{ bits}\end{aligned}$$

size of input	size of multiplication table	size of addition table
4-bits	$2^8 \times 8$ bits	$2^8 \times 5$ bits
n-bits	$2^{2n} \times 2n$ bits	$2^{2n} \times (n+1)$ bits




Topic : RAM Chip



CS	Read	write	operation
0	X	X	No operation
1	0	0	No operation
1	0	1	write
1	<u>1</u>	X	Read




Topic : ROM Chip



CS	operation
0	No-operation
1	Read



Topic : Chip Select



I_1	I_0	CS
1	1	1



I_1	I_0	CS
1	0	1


20:07



EO
to
FF

address
Range

#Q. The chip select logic for a certain DRAM chip in a memory system design is shown below. Assume that the memory system has 16 address lines denoted by A_{15} to A_0 . What is the range of address (in hexadecimal) of the memory system that can get enabled by the chip select (CS) signal?



A_{15}	A_{14}	A_{13}	A_{12}	A_{11}	A_{10}	A_9	...	A_0
1	1	0	0	1	0	0	...	0
C				8		0 0		

A ✓ C800 to CFFF

B CA00 to CAFF

C C800 to C8FF

D DA00 to DFFF

A_{15}	A_{14}	A_{13}	A_{12}	A_{11}	A_{10}	A_9	...	A_0
1	1	0	0	1	1	1	...	1
C				F		F F		



Happy Learning

THANK - YOU