CS & IT ENGINEERING

COMPUTER ORGANIZATION
AND ARCHITECTURE

Pipeline Processing



Lecture No.- 02









Topic Synchronous Pipeline

Topic Latency & Throughput

Topic Instruction Pipeline

Topics to be Covered









Instruction Pipeline Topic

Pipeline Hazard Topic

Operand Forwarding Topic



IF: Instruction Fetch

Instruction Decode & Address Calculation ID:

OF: Operand Fetch

EX: Execution

WB: Write Back





Topic: Instruction Pipeline



101	Clock	Cycl	es					_							
ions		1	2	3	4	5	6	7	8	9	10	11	12	(13)	14
Target	I1	IF	ID	OF	EX	WB								$ \Upsilon $	
	12		IF	ID	OF	EX	WB								
	13			IF	ID	OF	€×	ωß							
	(14)				1F	ID	of	EX	WB						
	15						1	-							
	16														
	17						cycl								
	[18]					extra	cycle	b)	IF	I)	of	EX	WB		
	19									IF	ID	of	EX	ωß	



Topic: Instruction Pipeline



when cru decodes branch inst" then next inst" is setched after the condit is evaluated (the branch outcome is known)

no. of instrs executed (n) = 6 (I1 to I4, I8 to I9) no. of segments (k) = 5no of cycles usually required = k+n-1=5+6-1=10but because of branch instⁿ, extra cycles needed = 3

In our example if I4 (branch instr) does not take jump on branch. 123456789101112131415(1)17 IF ID OF EX WB I4 IF ID OF EX WB IS IG IF I8 IS

$$n = 9$$
 no. of cycles = $(5+9-1)+3$
 $stalls = 3$ = 16

If after ith stage of branch inst! target is available

no. of stall cycles needed due to each branch inst! = i-1



Consider a program which contains 50 instructions I1, I2, I3 I50. #Q. Further consider a 5-stage pipeline with stages as: Instruction Fetch, Decode, Operand Fetch, Execution and Write-Back. The program contains only 1 branch instruction which is instruction I5 and its target is instruction I48. If during the execution of the program the branch is taken then number of cycles required to execute this program in the given pipeline is _____?

no of instri executed (n) = 5 + 3 = 8 (II to Is, I48 to Iso)

$$k=5$$
stalls due to branch instⁿ = 4-1=3

Who branch no of cycles = $k+n-1=5+8-1=12$
 $total = 15$

[NAT]



#Q. In the above question if the pipeline has cycle time 10ns then total time required to execute the program is |SO| ns?



#Q. Consider a program which contains 200 instructions I1, I2, I3 I200. Further consider a 5-stage pipeline with stages as: Instruction Fetch, Decode, Operand Fetch, Execution and Write-Back. The program contains only 1 branch instruction which is instruction I6 and its target is instruction I16. If during the execution of the program the branch is taken then number of cycles required to execute this program in the given pipeline is _____?

of cycles required to execute this program in the given
$$n = \left[(6-1+1) + (200-16+1) \right] = 191$$

stalls = $4-1=3$ without stall = $5+191-1=195$
 $k = 5$
 $total = 198$



Consider a program which contains 200 instructions I1, I2, I3 I200. #Q. Further consider a 5-stage pipeline with stages as: Instruction Fetch, Decode, Operand Fetch, Execution and Write-Back. The program contains only 1 branch instruction which is instruction I8 and its target is instruction I108. If during the execution of the program the branch is not taken then number of cycles required to execute this program in the given pipeline is

If branch not taken,
$$n = 200$$

$$k = 5$$

$$stallo = 4-1=3$$

number of cycles required to execute this program in the given pipeline is

$$-?$$

If branch not taken, $n = 200$
 $k = 5$
 $t = 5$



Topic: Pipeline Hazards



Situations that prevent the next instruction from being executing during its designated clock cycle



Topic: Pipeline Hazards



- Structural Hazard / Resource Conflict
- Data Hazard / Data Dependency
- 3. Control Hazard / Branch Difficulty



Topic: Structural Hazard



2 different segments try to use same resource at same time.



Topic: Data Hazard or Data Dependency



Result of an instruction is used as input in next

$$R1 = 28$$
 $R2 = 3$
 $R3 = 5$
 $R6 = 2$
 $R5 = 16$

II:- RI = R2+ R3

I2:- R9 = R8 = R8

I3:- R5 = R1 * R6 - independent instr IF ID OF EX WB IF ID OF EX WB IF ID OF EX WB

II = RI - R2 + R3

IZ:- R9
R8

I3:- R7
R15 + R12 | independent

14 = R5 ← R1 * R6

IF ID OF EX (WB) IF ID OF EX WB IF ID OF EX WB

soin of data dependency providing stalls to delay of af dependent H/w solh 5/w Soln -> Hardware interlock by compiler) -> operand forwarding delayed Load (by passing) Insert independent or no operation instas blow dependent inst^{ns}.

$$R1 = 28$$
 $R2 = 3$
 $R3 = 5$
 $R6 = 2$
 $R5 = 16$

ALU to ALU data dependency => operand forwarding climinates all stalls Load to ALU dependency => RI

Memory 7

stalls needed

RS

RI * R6

The stalls reeded ALU to store dependency =) RI = R2 + R3 }

memory = R1

٠



Topic: Control Hazard or Branch Difficulty



Hazards because of branch instructions

5019 slw soin
(by compiler) H/w soin delayed branch Insert no operal? or independent instris after branch instr. branch prediction

Branch prediction:

Eredicts if branch is taken or not before even branch outcome is known and continues execut of instress as per the predict.

If predict "is known to be wrong when brench outcome available then revert execut till brench inst" and Continue inst" execution in correct direct.



2 mins Summary



Topic

Instruction Pipeline

Topic

Pipeline Hazard

Topic

Operand Forwarding





Happy Learning THANK - YOU