CS & IT ENGINEERING

COMPUTER ORGANIZATION
AND ARCHITECTURE

CPU & Control Unit


Lecture No.-01



Recap of Previous Lecture







Topics to be Covered









Topic CPU

Topic MIPS

Topic Data Path

[MCQ]



#Q. Consider a hypothetical processor with an instruction of type LW R1, 20(R2); which during execution reads a 32-bit word from memory and stores it in a 32-bit register R1. The effective address of the memory location is obtained by the addition of a constant 20 and the contents of register R2. Which of the following best reflects the addressing mode implemented by this instruction for operand in memory?

A /Immediate Addressing

B Register Addressing

Register indirect scaled addressing

Base indexed addressing (Indexed mode)

RI, 20(R2) LW from mem. Load M 20 + R2 R1 ← effective add = 20 + R2 given in

Ans = 4



#Q. Consider a three-word machine instruction

ADD A[R0], @B

The first operand (destination) "A[R0]" uses indexed addressing mode with R0 as the index register. The second operand (Source) "@B" uses indirect addressing mode. A and B are memory addresses residing at the second and the third words, respectively. The first word of the instruction specifies the opcode, the index register designation and the source and destination addressing modes. During execution of ADD instruction, the two operands are added and stored in the destination (first operand).

The number of memory cycles needed during the execution cycle of the instruction is____. The of times memory accessed

3 word inst h

opcode	Index Reg designet ⁿ	Node	hidde 2	A	B
	(RO)			add. 1	add. 2

ADD A[RO], (QB) Lyonly source source & Indirect mode destination D => add. of e.A. indexed mode A => base add. RO => Index Reg.

1. Inst' fetch => not in executing

2. Instⁿ decode => 0

3. Effective add. calculat =>

operand 1 => 0
operand 2 => 1 Total

4. operand fetch =>
operand 1 => 1
operand 2 => 1

5. Execution => 0

6. Write back ⇒ 1

#a No. of mem. cycles for inst' cycle in prev. aust'?

Ans:-

501 :-

for 3 word inst fetch => 3

execution cycle >> 4

Total >> 7

If one mem. cycle is 200 ns then total nem. access time ns?

Ans:- 7 * 200 ms = 1400 ms




#Q. Consider a 6-words instruction, which is of the following type:

Opcode	Mode1	Mode2	Address1	Address2

The first operand (destination) uses register indirect mode and second operand uses indirect mode. Assume each operand is of size 2 words, each address is of 2 words and main memory takes 50ns for 1 byte access. Further assume that the opcode denotes addition operation which copies result of addition of 2 operands. One word size is 4 bytes. Total time required in:

- Fetch cycle of instruction
- 2. Execution cycle of instruction
- 3. Instruction cycle of instruction





- 1. CPU Cycle => Time in which CPU can perform smallest micro-operations
- 2. CPU Clock rate (friquency) = Topy cycle time
- 3. CPI (cycles Per Instruction): _ no. of CPU cycles needed to execute an instruction.
- 4. Execution Time:
 1 instⁿ execution time = CPI avg * CPU cycle time

n no. of inst' execution time = n * CPI ang * CPU cycle time

$$K = 10^3$$
 $M = 10^6$
 $M = 10^6$
 $M = 10^9$
 $M = 10^9$
 $M = 10^{-3}$
 $M = 10^{-3}$

#a clock rate = 26Hz

cpv cycle time =
$$\frac{0.5}{0.5}$$
 ns

self cycle time = $\frac{1}{29}$ = $\frac{1 * sec}{2 * 10^{3}}$ = $\frac{10^{-9}}{2}$ sec

= 0.5 ns = 0.0005 Usec

Topic: MIPS (Million inst^{ns} per second)





Topic : Average CPI



Consider computing the overall CPI for a machine A for which the following performance measures were recorded when executing a set of benchmark programs. Assume that the clock rate of the CPU is 200 MHz

Instruction Category	Number of Instructions	No. of cycles per Instruction	Total
ALU	48	1	48 *1= 48
Load & Store	10	3	10*3=30
Branch	39	4	39 *4 = 156
Other	3	5	3 * 5 = 15
total	100	Total	249

Avg.
$$CPI = \frac{249}{100} = 2.49$$

$$MIPS = \frac{200 \text{ MHz}}{2.49 * 10^6}$$

$$= \frac{200 \text{ MIPS}}{2.49}$$

$$= 80.32 \text{ MIPS}$$



#Q. Consider two processors P1 and P2 executing the same instruction set. Assume that under identical conditions, for the same input, a program running on P2 takes 25% less time but incurs 20% more CPI (clock cycles per instruction) as compared to the program running on P1. If the clock frequency of P1 is 1GHz, then the clock frequency of P2 (in GHz) is _____?

Time t1
$$t2 = 0.75 t_1$$

CPI C_1 $C_2 = 1.2 C_1$

freq. $f_1 = 16 H_2$ $f_2 = -2$

no ob instrs

$$t = \frac{n * CPI}{f}$$


$$n = \frac{t * f}{CPI}$$

$$n_1 = n_2$$
 $t_1 * f_1 = t_2 * f_2$
 $c_1 = c_2$

$$\frac{1}{4} \times \frac{1}{4} = \frac{0.75 \times 10^{12}}{1.20}$$

$$f_{2} = \frac{1.2}{0.75} \times \frac{1}{4} \times \frac{1}{4}$$

$$= 1.6 \text{ GHz}$$







2 mins Summary



Topic CPU

Topic MIPS

Topic Data Path





Happy Learning THANK - YOU