

# CS & IT ENGINEERING

## COMPUTER ORGANIZATION AND ARCHITECTURE

### Memory Organization

Lecture No.- 03

By- Vishvadeep Gothi sir





# Recap of Previous Lecture



**Topic**

Memory Address Decoder

**Topic**

Main Memory: RAM, ROM

**Topic**

RAM Chip

**Topic**

ROM Chip

# Topics to be Covered



**Topic**

Multiple Chips in Single Memory System

**Topic**

DRAM Refresh





## Topic : Multiple Chips in Single Memory System



$$\text{Total mem. capacity} = \text{no. of chips} * 1 \text{ chip capacity}$$

#Q. How many 64 bytes RAM chips are needed to provide a memory capacity of 1Kbytes?

$$\begin{aligned} &= \frac{1 \text{ k bytes}}{64 \text{ bytes}} \\ &= \frac{2^{10}}{2^6} \\ &= 2^4 = \underline{\underline{16}} \text{ Ans.} \end{aligned}$$

#Q. Total memory capacity is 8 Mbytes, if we use 16 chips of size 512Kbytes each?

$$\begin{aligned} &= 16 * 512 \text{ k bytes} \\ &= 2^4 * 2^9 * 2^{10} \text{ bytes} \\ &= 2^{23} \text{ bytes} \\ &= 8 \text{ M bytes} \end{aligned}$$





## Topic : Multiple Chips in Single Memory System

ex: A mem. system is built using 2 chips of size 16 bytes each.

chip 0  $\Rightarrow 16 \times 8 \text{ bits} \Rightarrow 4 \text{ bits}$

chip 1  $\Rightarrow 16 \times 8 \text{ bits} \Rightarrow 4 \text{ bits}$


Total  $\Rightarrow 32 \times 8 \text{ bits} \Rightarrow 5 \text{ bits}$

<u>5 bits address range</u>	
$(0)_{10}$	0 0 0 0 0
	⋮
$(15)_{10}$	0 1 1 1 1
<hr/>	
$(16)_{10}$	1 0 0 0 0
	⋮
$(31)_{10}$	1 1 1 1 1





## Topic : Multiple Chips in Single Memory System




vertical arrangement  
of chips  
↓  
when no. of addresses  
required more than  
addresses one chip



ex:- ②

4 chips of size 64 x 8 bits (64 bytes)  $\Rightarrow$  add. = 6-bits

Total capacity =  $4 * 64 = \underline{256 \text{ bytes}}$   $\Rightarrow$  add. = 8 bits






- #Q. (a) How many  $128 \times 8$  bits RAM chips are needed to provide a memory capacity of 2048 bytes?
- (b) How many lines of the address bus must be used to access 2048 bytes of memory? How many of these lines will be common to all chips?
- (c) How many lines must be decoded for chip select? Specify the size of decoder?

a) 
$$\text{no. of chips} = \frac{2048 \text{ B}}{128 \text{ Bytes}} = \frac{2^{11}}{2^7} = 2^4 = 16$$

b) add. = 11 lines  
Common = 7 lines




c. 4 lines go for <sup>chip select</sup> decoder  
Decoder size =  $4 \times 16$



#Q. How many  $128 \times 8$  bits RAM chips are needed to provide a memory capacity of  $128 \times 16$  bits?

$$= \frac{128 \times 16^2 \text{ bits}}{128 \times 8 \text{ bits}} \\ = 2 \text{ chips}$$



↓  
when data per address is required more than the one chip data per address.

#Q. How many  $128 \times 8$  bits RAM chips are needed to provide a memory capacity of  $256 \times 16$  bits?

$$= \frac{256^2 \times 16^2}{128 \times 8} = 4 \text{ chips}$$

---

for mem  $256 \times 16$  bits,

CPU generates add. = 8 bits

---


for chip  $128 \times 8$  bits, each chip  
can understand add. = 7 bits





## Topic : Solution

Hybrid arrangement



#Q. How many  $32K \times 1$  RAM chips are needed to provide a memory capacity of 256K bytes?

- A** 8
- B** 32
- C** 64 ✓
- D** 128


$$= \frac{256K \text{ bytes}}{32K \times 1 \text{ bit}}$$

$$= \frac{2^8 * 8 \text{ bits}}{2^5 * 1 \text{ bits}}$$

$$= 64 \rightarrow \text{chip arrangement (hybrid)}$$

Note:-

default storage unit  
is bits








## Topic : DRAM Refresh

DRAM chip



cells

DRAM chip



cells

rows

32  
rows

cells per row

8 cells

ex:- 256 cells

In single refresh time entire row of cells can be refreshed.

$$1 \text{ chip refresh time} = \text{No. of rows of cells} * 1 \text{ refresh time}$$


$$n\text{-chip refresh time} = 1 \text{ chip refresh time}$$

(entire mem. system)

because each chip  
can be refreshed in  
parallel to other chip.



Notes:- during refresh, read/write can not be done in DRAM.



ex:-

$$\begin{aligned} \% \text{ of time available for Read/write} &= \frac{18}{20} * 100\% \\ &= 90\% \end{aligned}$$

#Q. Consider a DRAM which can be refreshed in 10ns. The refresh period is 0.05 microseconds. = 50 ns

1. % of time taken in refresh?  $\frac{10}{50} * 100\% = 20\%$

2. % of time remaining for read write is?  $\frac{40}{50} * 100\% = 80\%$



#Q. A main memory unit with a capacity of 4 megabytes is built using  $1\text{M} \times 1\text{-bit}$  DRAM chips. Each DRAM chip has 1K rows of cells with 1K cells in each row. The time taken for a single refresh operation is 100 nanoseconds. The time required to perform one refresh operation on all the cells in the memory unit is?

$$\text{total refresh time} = 1k * 100 \text{ ns}$$

- A** 100 nanoseconds
- B** ✓  $100 \times 2^{10}$  nanoseconds
- C**  $100 \times 2^{20}$  nanoseconds
- D**  $3200 \times 2^{20}$  nanoseconds



#Q. A 32-bit wide main memory unit with a capacity of 1 GB is built using 256M X 4-bit DRAM chips. The number of rows of memory cells in the DRAM chip is  $2^{14}$ . The time taken to perform one refresh operation is 50 nanoseconds. The refresh period is 2 milliseconds. The percentage (rounded to the closet integer) of the time available for performing the memory read/write operations in the main memory unit is \_\_\_\_\_?



#Q. A DRAM chip of  $256K \times 8$  bits has  $x$  rows of cells with  $y$  cells in each row? If DRAM takes 20ns for 1 refresh and 2.56 milliseconds for entire chip refresh then the value of  $x + y$  is \_\_\_\_\_?



## 2 mins Summary



**Topic**

Multiple Chips in Single Memory System

**Topic**

DRAM Refresh





**Happy Learning**

**THANK - YOU**