CS & IT ENGINEERING

COMPUTER ORGANIZATION AND ARCHITECTURE

Instruction & Addressing Modes



Lecture No.- 01

Recap of Previous Lecture









Mov => Register to Register transfer Load => memory to Register store => Register to memory



Topics to be Covered









Topic ISA

Topic

Types of Instruction

[MCQ]



#Q. Consider the following program segment. Here R1, R2 and R3 are the general-purpose registers.

LOOP:

Instruction	Operation	Instruction Size (no. of words)
MOV R1, (3000)	$R1 \leftarrow M[3000]$	2
MOV R2, (R3)	$R2 \leftarrow M[R3]$	1
ADD R2,R1	R2 ← R1 + R2	1
MOV (R3),R2	M [R3] ← R2	1
INC R3	R3 ← R3 + 1	1
DEC R1	R1 ← R1 – 1	1
BNZ LOOP	Branch on not zero	2
HALT	Stop	1



Assume that the content of memory location 3000 is 10 and the content of the register R3 is 2000. The content of each of the memory locations from 2000 to 2010 is 100. The program is loaded from the memory location 1000. All the numbers are in decimal.

Assume that the memory is byte addressable and the word size is 32 bits. If an interrupt occurs during the execution of the instruction "INC R3", what return address will be pushed on the stack?

A

1005

В

1020

C

// 1024

D

1040

Solution

Instⁿ size

	-
2)
ν	V
	v

addressabl		word addressable	words	bytes
1000	1000	R1 ← M[3000]	2	8 bytes
1008	LOOP: 1002	R2 ← M[R3]	1	4 bytes
1012	1003	R2 ← R1 + R2	1	4 Lytes
1016	1004	M [R3] ← R2		4
1020	1005	R3 ← R3 + 1 ←	1	4
1024	1006	R1 ← R1 − 1	1	4
1628	1007	Branch on not zero	2	8
1036	1009	Stop	1	4



Topic: Digital Computer





Topic: Instruction



```
#include<stdio.h>
void main()
int a, b, c;
printf("Enter 2 values: ");
scanf("%d %d", &a, &b);
c = a + b;
printf("Sum = \%d", c);
```


printf("Enter 2 values: ");

scanf("%d %d", &a, &b);

c = a + b;

printf("Sum = %d", c);

}

Low level lang, prog.

Pw

Instruction 10111000

10000001

11110010

 $0\,1\,0\,1\,0\,1\,0\,1$

11110110

01010101

10001111

10100011

00111101

Compiler

Language Translation

معر ر

binary co de

byte code





A group of bits which instructs computer to perform some operation



Topic: Instruction

while CPU architecture design,
scientist decides that the
CPU can perform & various
operations.

operations.	opcode
0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	.000
Addition	001
subtraction of	010
15 Complement	
• 1	
2. A	•
*	
	111



Inst n

opcode

3 bits

Topic: Instruction



ex

Insth

opcode

CPU can perform max. 24 = 16 distinct type of operations

CPU can support max 24 = 16 distinct instructions types



Topic: ISA (Instⁿ set architecture)



Collection of all inst^{ns} supported by a CPU

```
size of inst<sup>n</sup> set? \Rightarrow no. of inst<sup>ns</sup> supported by CPU

size of ISA
```



Topic: Types of Instruction

Based on operands infon in insth



- 3-Address Instruction:
- 2-Address Instruction:
- 1-Address Instruction:
- 0-Address Instruction:



Topic: 3-Address Instruction



- for operands

Max 3 addresses can be specified within an instruction

,	1 2 3	ress
ex:-	destination source	
(1011)		
addition	R2 RI R3	
adame	01 / 02	
	R2 - R1 + R3	

$$x = (a+b) * (c+d)$$

a,b,c,d,x are memory operands

Using 3-address inst^{ns}:-

$$R1 \leftarrow a+b$$


$$R2 \leftarrow c+d$$



Topic: 2-Address Instruction



Max 2 addresses can be specified within an instruction



$$R2 \leftarrow R2 + R3$$
 default 3

$$R3 \leftarrow R2 + R3$$

$$x = (a+b)*(c+d)$$

Loa RI a

RI - a

addith RI b

RI = RI + b

Load R2 C

R2← C

Adjith R2 d

R2←R2+d

Multiph R1 R2

RI -RI * R2

store X R1


x C-RI




Topic: 1-Address Instruction



Max 1 address can be specified within an instruction





$$SC = \frac{(a+b)}{AC} * \frac{(c+d)}{RI}$$

Load C

AC <-- C

Addition d

AC - AC+d

store RI

R1 - AC

Load a

AC <- a

Addition b

AC <-- AC + b



store x X CAC

$$x = \underbrace{(a+b)}_{ATAC} * \underbrace{(c+d)}_{AER2}$$

$$Ac \leftarrow a$$

$$Ac \leftarrow Ac + b$$

$$R1 \leftarrow AC$$

$$AC \leftarrow C$$

$$AC \leftarrow Ac + d$$

$$R2 \leftarrow AC + d$$

$$R2 \leftarrow AC$$

$$AC \leftarrow R1$$

$$AC \leftarrow AC * R2$$

$$x \leftarrow AC$$



Topic: 0-Address Instruction



No any address can be specified within an instruction


opade

=> Every inst" must have opcode part.






#Q. Consider a digital computer which supports only 2-address instructions each with 14-bits. If address length is 5-bits then maximum and minimum how many instructions the system can support?



[NAT]



#Q. Consider a digital computer which supports only 3-address instructions each with 32-bits. If address length is 8-bits then maximum and minimum how many instructions the system can support?





2 mins Summary



Topic

Micro-operations

Topic

Instructions

Topic

Instruction Set Architecture

Topic

Types of Instructions

Topic

Opcode





Happy Learning

THANK - YOU