

CS & IT ENGINEERING



DIGITAL LOGIC

Sequential Circuit



Lecture No. 1



By- CHANDAN SIR



TOPICS TO BE COVERED




✓ 01 LATCHES

✓ 02 PRACTICE

04 DISCUSSION


Logic GATE



Combinational circuit

Comparator, MUX, DE-MUX, Encoder, Decoder, HA
 FA, H.S, F.S, Serial adder, parallel adder, LACA,
 Multiplier

SEQUENTIAL CIRCUIT.



SEQUENTIAL CIRCUIT

→ 10, 20



- ✓ A circuit with feedback and memory are called sequential circuit.
- ✓ Output of the sequential circuit depends on previous output as well as present state of input.

↪ dynamic circuit

Latches


Flip-Flops

Registers



Counters

LATCHES

↳ Basic memory element. ✓



=






LATCHES


✓ Basic memory element ✓

✓ Latches are level triggered

✓ Latches has two output which is complement of each other



LATCHES



X	Y	Q	Q̄
0	0	1	1
0	1	1	0
1	0	0	1
1	1	Q	Q̄ (Hold)

(Forbidden)
Invalid


NAND

A	B	$Y = \overline{A \cdot B}$
0	0	1
0	1	1
1	0	1
1	1	0

LATCHES



S-R Latch :->



S R Latch ✓

S	R	Q	Q̄	
0	0	Q	Q̄	(HOLD)
0	1	0	1	(RESET)
1	0	1	0	(SET)
1	1	1	1	(Invalid)




LATCHES



Note : Whenever $S = R = 1$ is applied and invalid condition occurs than a NAND having lower propagation delay first change its output and other remain on its previous state are called racing problem or raising problem.

LATCHES

SR Latch by NOR GATE




A	B	$Y = \overline{A+B}$
0	0	1
0	1	0
1	0	0
1	1	0

SR Latch

SR


S	R	Q	\bar{Q}
0	0	Q	\bar{Q} (HOLD)
0	1	0	1 (RESET)
1	0	1	0 (SET)
1	1	0	0 (Invalid)

LATCHES



X	Y	Q	\bar{Q}
0	0	1	0
0	1	1	0
1	0	Q	\bar{Q}
1	1	1	0

LATCHES



X	Y	Q	\bar{Q}
0	0	Q	\bar{Q} (HOLD)
0	1	Q	Q (Invalid)
1	0	\bar{Q}	\bar{Q} (Invalid)
1	1	\bar{Q}	Q (Toggle)

$$Q \odot Q = 1$$

$$\bar{Q} \odot \bar{Q} = 1$$

$$Q \odot 1 = \bar{Q}$$


$$\bar{Q} \odot 1 = Q$$

$$Q \odot \bar{Q} = 0$$

$$Q \odot 0 = \bar{Q}$$

$$\bar{Q} \odot 0 = Q$$

LATCHES



X	Y	Q	\bar{Q}
0	0	\bar{Q}	Q (Toggle)
0	1	\bar{Q}	\bar{Q} (Invalid)
1	0	Q	Q [Invalid]
1	1	Q	\bar{Q} (Hold)

$$Q \oplus Q = 0$$

$$\bar{Q} \oplus \bar{Q} = 0$$

$$Q \oplus 0 = Q$$

$$\bar{Q} \oplus 0 = \bar{Q}$$


$$Q \oplus \bar{Q} = 1$$

$$\bar{Q} \oplus Q = 1$$

$$Q \oplus 1 = \bar{Q}$$

$$\bar{Q} \oplus 1 = Q$$

LATCHES



X	Y	Q	\bar{Q}
0	0		
0	1		
1	0		
1	1		


LATCHES

Q.1

R	H	Q	\bar{Q}
0	0	0	1
0	1	Q	\bar{Q}
1	0	1	0
1	1	1	0

Consider a latch circuit shown in figure below. Which of the following set of input is invalid for circuit?

- A $R = 0, H = 0$ ✗
- B $R = 0, H = 1$ ✗
- C $R = 1, H = 1$ ✗
- D $R = 1, H = 0$**




LATCHES

Q.2

HVO

In the circuit shown below, initially $A = 1$ and $B = 1$. The input B is now replaced by a sequence 101010 the outputs X and Y will be

- A** Fixed at 0 and 1, respectively
- B** Fixed at 1 and 0, respectively
- C** $X = 1010$ while $Y = 1010$
- D** $X = 1010$ while $Y = 0101$



Q.



Which of the following will be correct for the given sequential circuit?

- A** The circuit would hold the previous state for $S=0, R=0$
- B** The circuit would hold the previous state for $S=0, R=1$
- C** The circuit would hold the previous state for $S=1, R=1$
- D** The circuit would never be able to hold the previous state under any condition

