CS & IT ENGINEERING

COMPUTER ORGANIZATION
AND ARCHITECTURE

Memory Organization



Lecture No.- 03

Recap of Previous Lecture







Topics to be Covered







Topic

Multiple Chips in Single Memory System

Topic

DRAM Refresh



Topic: Multiple Chips in Single Memory System



[NAT]



#Q. How many 64 bytes RAM chips are needed to provide a memory capacity of 1Kbytes?



#Q. Total memory capacity is ____ Mbytes, if we use 16 chips of size 512Kbytes each?

$$= 16 * 512k bytes$$

$$= 24 * 29 * 210 bytes$$

$$= 223 bytes$$

$$= 23 bytes$$

$$= 8 M bytes$$



Topic: Multiple Chips in Single Memory System



ext Amem. system is built using 2 chips of size 16 bytes each.



Topic: Multiple Chips in Single Memory System






vertical arrangement of chips when no. of addresses required more than addresses one chip ex:- (2)

4 chips of size (4 x 8 bits (64 bytes) => add. = 6-bits

Total capacity = 4 * 64 = 256 bytes => add. = 8 bits





(a) How many 128 8 bits RAM chips are needed to provide a memory #Q.

1 byte

capacity of 2048 bytes?

(b) How many lines of the address bus must be used to access 2048 bytes of memory? How many of these lines will be common to all chips?

(c) How many lines must be decoded for chip select? Specify the size of

decoder?

a) no of chips =
$$\frac{2048 B}{128 Bytes} = \frac{2^{11}}{2^{\frac{1}{4}}} = 2^{\frac{1}{6}} = 16$$

C. 4 lines go for decoder

Decoder size = 4×16


Decoder size = 4×16

[NAT]



#Q. How many 128×8 bits RAM chips are needed to provide a memory capacity





[NAT]



#Q. How many 128×8 bits RAM chips are needed to provide a memory capacity of 256×16 bits?



1

1×2


decoder

Topic: Solution

8-bits add.

チーられ






Hybrid arrangement



#Q. How many 32K × 1 RAM chips are needed to provide a memory capacity of 256K bytes?

$$= \frac{2^8 \times 8 \text{ bits}}{2^{5} \times 1 \text{ bits}}$$





In single refresh time entire row of cells can be refreshed.

1 chip refresh time = No. of rows of cells * 1 refresh time

n-chip refresh time = 1 chip refresh time (entire mem. system)

because each chip can be refreshed in parallel to other chip Note: - during refresh, read/unite can not be done in DRAM. Available for Read/unite Refresh period % of time available for Read/write = \frac{18}{20} \times 106%.
= 90%.

[NAT]



- #Q. Consider a DRAM which can be refreshed in 10ns. The refresh period is 0.05 microseconds. = 550 ns
 - 1. % of time taken in refresh? $\frac{10}{50} * 100\% = 20\%$
 - 2. % of time remaining for read write is? $\frac{40}{50}$ * 100% = 80%.



- #Q. A main memory unit with a capacity of 4 megabytes is built using $1M \times 1$ -bit DRAM chips. Each DRAM chip has 1K rows of cells with 1K cells in each row. The time taken for a single refresh operation is 100 nanoseconds. The time required to perform one refresh operation on all the cells in the memory unit is?

 Ideal refresh time = $1k \times 100 \text{ ns}$
- A 100 nanoseconds
- B \ \ \ 100 \times 2^{10} nanoseconds
- 100 × 2²⁰ nanoseconds
- 3200 × 2²⁰ nanoseconds



#Q. A 32-bit wide main memory unit with a capacity of 1 GB is built using 256M X 4-bit DRAM chips. The number of rows of memory cells in the DRAM chip is 2¹⁴. The time taken to perform one refresh operation is 50 nanoseconds. The refresh period is 2 milliseconds. The percentage (rounded to the closet integer) of the time available for performing the memory read/write operations in the main memory unit is _____?



#Q. A DRAM chip of $256K \times 8$ bits has x rows of cells with y cells in each row? If DRAM takes 20ns for 1 refresh and 2.56 milliseconds for entire chip refresh then the value of x + y is _____?



2 mins Summary



Topic

Multiple Chips in Single Memory System

Topic

DRAM Refresh





Happy Learning THANK - YOU