

CS & IT ENGINEERING

DIGITAL LOGIC

Sequential Circuit



Lecture No. 3



By- CHANDAN SIR

TOPICS TO BE COVERED

01 JK Flip Flop


02 PRACTICE

03 DISCUSSION

Flip-Flop

- 1> Circuit Diagram
- 2> Truth table
- 3> Char. Table
- 4> char. Equation
- 5> Excitation table
- 6> Σ om

SR FF



✓


S	R	Q_{n+1}
0	0	Q_n
0	1	0
1	0	1
1	1	X

$$Q_{n+1} = X + \bar{y} Q_n$$

✓

$$Q_{n+1} = S + \bar{R} Q_n$$

Q_n	Q_{n+1}	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0



JK FLIP FLOP



1. Symbol



2. Truth Table

J	K	Q_{n+1}
0	0	Q_n
0	1	0
1	0	1
1	1	\bar{Q}_n

JK FLIP FLOP



3. Characteristics Table

$$Q_{n+1}(J, K, Q_n) = \sum m(1, 4, 5, 6)$$

J	K	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

JK FLIP FLOP



4. Characteristics Equation

$J \backslash KQ_n$	$\bar{K}\bar{Q}_n$ 00	$\bar{K}Q_n$ 01	KQ_n 11	$K\bar{Q}_n$ 10
$\bar{J} 0$		1		
$J 1$	1	1		1

$$Q_{n+1} = J\bar{Q}_n + KQ_n$$

JK FLIP FLOP



5. Excitation Table :->


Q_n	Q_{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

J	K	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	0

JK FLIP FLOP



6. State Diagram



Q_n	Q_{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

D-FF (Data FF, Delay FF, Transparent FF)

→ "D" FF is a Flip-Flop in which whatever the input is applied will come in the output along with the clock.

① Symbol



② Truth Table

CLK	D	Q _{n+1}
✓	0	0
✓	1	1

③ Characteristic Table

\bar{N}	Q_n	Q_{n+1}
0	0	0
0	1	0
1	0	1
1	1	1


④ Characteristic Equation \Rightarrow

$$Q_{n+1} = \bar{N}$$

⑤ Excitation Table

Q_n	Q_{n+1}	D
0	0	0
0	1	1
1	0	0
1	1	1

⑥ State Diagram



HW

T-FF [Toggle FF]



Truth table

T	Q_{n+1}
0	Q_n
1	$\overline{Q_n}$

C.P.

T	Q_n	Q_{n+1}
0	0	0
0	1	1
1	0	1
1	1	0

Q.


The J-K FF shown below is initially cleared and then clocked for 5 pulses, the sequence at the Q output will be

A 010000

B 011001

C 010010

D 010101



Thank you

GW
Soldiers !

