# CS & IT



# ENGINEERING

## DIGITAL LOGIC

Sequential Circuit

Lecture No. 3



By- CHANDAN SIR



TOPICS TO BE COVERED 01 JK Flip Flop

**02** PRACTICE

**03** DISCUSSION




## Flip-Flop

- 1> Circuit Diagram
- 2> Truth table
- 3> Chas. Toble
- 4 > char. Equation
- 5> Excitation table
  - 6> 5


mo.

#### SR FF




S	R	Qni
0	0	On
0	1	0
J	0	1
J	E	X

Qn+1	1,	x+ygn




Qn	8n+1	S	R
0	0	0	X
0	1	1	0
1	0	0	1
L	1	X	0





Symbol







J.	K	$Q_{n+1}$
0	0	On
0	1	0
1	0	1
1	1	Qn

#### 3. Characteristics Table



J	K	Qn	Q <sub>n+1</sub>
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0



#### 4. Characteristics Equation

3 VOn	7 KOn OO	Vau Kau	KQn J J	Kan 10
Jo		1		
7 1	1	-1		1

## 5. Excitation Table 3-


Q <sub>n</sub>	Q <sub>n+1</sub>	J	K
0	0	0	Χ↑
0	1	1	X
1	0	X	1
1	1	X	0



J	K	Qn	Q <sub>0+1</sub>
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
Ŀ	0	0	ı
l	0	1	1
1	Ţ	0	J
1	1	1	0

# Pw

#### State Diagram




Qn	Q <sub>n+1</sub>	J	K
0	0	0	X
0	t	1	*
1	0	X	1
1	1	×	0

## A-FF (Bala FF, Belog FF, Tronspayont FF)



In the oulput along with the clock.



	-	9
2	Truth	Toble
	1 actif	lasic

CLK	N	QU41
	0	0
	1	1

#### 3) Characteristic Table

		2
R	Q <sub>L</sub>	Qn+1
0	0	0
0	1	0
1.	0	1
1.	1	1




1) characleristic Equation 3-


(5) Excitation Table

Qn	Qn1	0
0	0	0
0	1	1
1	0	0
1	1	1

6 State Diagram








Truth table






Q.




The J-K FF shown below is initially cleared and then clocked for 5 pulses, the sequence at the Q output will be



B 011001

C 010010

D 010101





## Thank you

Seldiers!

