

CS & IT ENGINEERING

COMPUTER ORGANIZATION AND ARCHITECTURE

Instruction & Addressing Modes

Lecture No.- 05

By- Vishvadeep Gothi sir



Recap of Previous Lecture



Topic

Instruction Construction for CPU



Topics to be Covered



Topic

Instruction Cycle

Topic

Fetch & Execution Cycle

Topic

Branch Instruction

Addressing mode



Topic : Effective Address

- Address of operand in a computation-type instruction or
- The target address in a branch-type instruction.



Topic : Branch Instruction

CPU is currently executing instⁿ I2.

PC = 502

CPU decodes I2 as branch type instⁿ
branch instⁿ condition

True
Branch taken
Target instⁿ on which jump to be taken, is executed next.

False
Branch not taken
Next instⁿ in the sequence I3 executes next.
PC value remains same 502.

addresses

500	I1
501	I2
502	I3
503	I4
504	I5
505	I6
506	I7
...	...

Mem.

} Program

True

Assume Target instⁿ
is IF.

IF called as Target instⁿ, and
it's mem. address 506 is called
as target address.

Branch instⁿ while executing changes


$$\begin{aligned} PC &= \text{Target add.} \\ &= 506 \end{aligned}$$



Topic : Instruction Cycle



→ 6 steps to execute an instⁿ





(Computation type instⁿ)

CPU

Mem.

instⁿs



(2) decode
↓
operation

(3) decodes
↓
locatⁿ of operands


(5)

(4)

(6)

Prog.

data





Topic : Fetch Cycle & Execution Cycle

↓
only instⁿ fetch

↓
from decode
to write back




Topic : Computation vs Branch Type Instruction

IF	Fetch the inst ⁿ using PC value & increment PC by size of inst ⁿ	Fetch the inst ⁿ using PC value & inc. PC
ID	decode opcode	decode opcode
EAC	Address/locat ⁿ of operand calculated	Target address calculated
OF	operands are fetched	—
EX	operation is performed & result generated	condition evaluation & PC updation if needed
WB	Result written back to destinat ⁿ	—



Topic : Why Addressing Modes

Assume for a Reg.-memory based architecture CPU
an instⁿ is as:




Addition
operation

definitely
R2

⇒ Solⁿ ⇒ add mode
bit in instⁿ



denotes
add. is
used for Reg.



mem.
add.

?

2 possibilities

→ $(011)_2 = (3)_{10} \Rightarrow \text{Reg. R3}$



→ $(011)_2 = (3)_{10} \Rightarrow \text{memory add. 3}$

int a;



Topic : Addressing Modes

- It specifies how and from where the operands are obtained for an instruction using address part of instⁿ.





Topic : Implied Mode

The opcode definition itself defines the operand

Opcode	Mode	Address
--------	------	--------------------

↓
operation
+
operand

↳ Implied mode


for any special purpose register access, no any explicit address must be needed in address part instⁿ.

ex:- opcode = INCA \Rightarrow Increment AC



Topic : Immediate Mode

The address field of instruction specifies the operand value



Use:- To perform operation on constant value.

ex:- $R2 \leftarrow R2 + \#3$

To initialize Registers with constant value.

ex:- $R3 \leftarrow \#4$



Topic : Direct Mode

(Absolute mode)

The address field of instruction specifies the effective address

Opcode	Mode	Address
--------	------	---------

Direct



Memory

No. of times
memory accessed
to obtain operand

= 1



Topic : Indirect Mode


The address field of instruction specifies the address of effective address



no. of times memory
is accessed to get
operand = 2

Use:- Used to implemented pointer

```
int x = 5;  
int *p = &x;  
printf("%d", *p);
```





Topic : Register Mode

The address field of instruction specifies a register which holds operand



Register

operand

Register



Topic : Register Indirect Mode

The address field of instruction specifies a register which holds effective address



Effective
add.
Register




Memory

no. of times memory accessed
to get operand = 1

Use:- Use to shorten instⁿ length.

Direct mode :-



x y 32 $\Rightarrow (x+y+32)$ bits

Time to get operand = 1 mem. access

Reg. Indirect mode :-



x y 6 $\Rightarrow (x+y+6)$ bits

Time to get operand = 1 Reg. access
+
1 mem access

ex:-
system has 64 GPRs &
4GB RAM.

↓
mem. add. = 32 bits

reg. field = 6 bits



2 mins Summary



Topic

Instruction Cycle

Topic

Fetch & Execution Cycle

Topic

Branch Instruction



Happy Learning

THANK - YOU