# CS & IT ENGINEERING

## COMPUTER ORGANIZATION AND ARCHITECTURE

**Instruction & Addressing Modes** 



Lecture No.- 03

### **Recap of Previous Lecture**







Topic

Instruction Format

Topic

**Questions on Instructions** 

### **Topics to be Covered**







Topic


Multiple Instruction Support


Topic

**Variable Size Instructions** 



#Q. Consider a computer which supports only 2-address and 1-address instructions. Each instruction is of 6-bits and each address is of 2-bits. If there are 3 2-address instructions supported by the system then maximum number of 1-address instructions supported by system is?





insth	Type
001100	2-add.
01010	2 -add.
101010	2-add.
110110	1 - add.

How to solve auestions: 2-add. opcode max opcodes = 2 = 4 used opcodes = 3 unused opcodes = 1

1-add.

opcode a.1 2 2 2  $1 * 2^2 = 4 = max 1 - add. instrus$ 

2-add. instrused	opcode	Masc 1 - add. insths	
4	4-4=0	0 * 2 2 = 0 -	
3	4-3 = 1	1 * 2 = 4	
2	4-2 = 2	2*2 = 8	
1	4-1=3	$3*2^2 = 12$	
0	4-0=4	u*22 = 16	

only 2 - add type inst's Supported


-only 1-add type instris supposeted.



#Q. Consider a computer which supports only 2-address and 1-address instructions. Each instruction is of 6-bits and each address is of 2-bits. If there are 3 2-address instructions supported by the system then maximum number of 1-address instructions supported by system is?

In above instruction what is the range of number of 1-address instructions supported?

Ans:- 1 to 4





#Q. Consider a system with 24-bit instructions and 9-bit addresses. If there are 57 2-address instructions then maximum how many 1-address instructions can be formulated in the system?

z-add.	1-add.
< 24>	€ 24 →
0 pcode   a.1   a.2	opcode a.1
6 9 9	(6) (9)
max opcodes = 2 = 64	1
used opcodes = 57	7*2° = 3584 Ans
unused opades = 7	




#Q. Consider a system with 32-bit instructions and 12-bit addresses. If there are 254 2-address instructions then maximum how many 1-address instructions can be formulated in the system?

2-add. 32 0pcode 9.1 8 12 12 20 12 8 12




#Q. Consider a system with 32-bit instructions and 12-bit addresses. If there are 254 2-address instructions and 8000 1-address instructions then maximum how many 0-address instructions can be formulated?






#Q. Consider a system which supports 3-address and 2-address instructions both. It has 30-bit instructions with 8-bit addresses. If there are 'x' 3address instructions then maximum how many 2-address instructions can be formulated?






#Q. Consider a system which supports 2-address and 1-address instructions both. It has 24-bit instructions with 10-bit addresses. If there are 4096 1address instructions then maximum how many 2-address instructions can be formulated?



$$16 - x = 4$$

$$x = 12$$





#Q. Consider a system with 16-bits instructions and 64 CPU registers. The System supported 2 types of instructions: Type-A and Type-B.

Type-A instructions have an opcode, one register operand and one immediate operand of 3-bits

Type-B instructions have an opcode, and 2 register operands.

If there are 10 Type-B instructions supported by the system then maximum how many Type-A Instructions supported by the system?

Type A

Opcode Reg. Imm.

7

3

4

3

6

\*2

48

Ans.

unused =

Instruction length variable

Unitable

opcode length fixed Fixed 0 pade length variable (expanding opcode)



- #Q. Consider there are 3 types of instructions in system: (Variable length inst<sup>ns</sup>)
  - 1. Register Operand instructions: One opcode and 2 registers
  - Memory Operand instructions: One opcode, 1 register and 1 memory address

> Total = 10+12+4 = 26

3. Immediate Operand Instructions: One opcode, 1 register and 1 immediate operand

Number of bits in immediate operand = 10-bits

Memory size = 512Mbytes (byte addressable)

**Total Instructions:** 

- 1. Reg Operand type: 10
- 2. Memory Operand type: 12
- 3. immediate Operand type : 4

Maximum and Minimum instruction length are?



no. of cells in mem. = 
$$\frac{512 \text{ MB}}{18} = 512 \text{ M} = 2^9 \cdot 2^0 = 2^{29}$$

mem. add. = 29 bits

no. of inst<sup>ns</sup> = 26 
$$\Rightarrow$$
 opcode = 5 bits

#### [NAT] GATE-2020

Ans = 14



> Reg. field = 6-bits

#Q. A processor has 64 registers and uses 16-bit instruction format. It has two types of instructions: I-type and R-type. Each I-type instruction contains an opcode, a register name, and a 4-bit immediate value. Each R-type instruction contains an opcode and two register names. If there are 8 distinct I-type opcodes, then the maximum number of distinct R-type

エ-	-type	op	codes	IS	
			16		
	0760	de (	Reg.	I. V.	
	6		6	4	
<	4	> Z			
			0		
(	16-x)	*2 =	= 8	\( \tag{11}	ſ
		16-21	(=2 =	=)(x = 14)	

R-type
$$|6|$$
opcode | Reg. 1 | Reg. 2
$$|4|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6|$$

$$|6$$



#Q. A processor has 16 integer registers (R0, R1, ..., R15) and 64 floating point registers (F0, F1, ..., F63). It uses a 2-byte instruction format. There are four categories of instructions: Type-1, Type-2, Type-3, and Type 4. Type-1 category consists of four instructions, each with 3 integer register operands (3Rs). Type-2 category consists of eight instructions, each with 2 floating point register operands (2Fs). Type-3 category consists of fourteen instructions, each with one integer register operand and one floating point register operand (1R+1F). Type-4 category consists of N instructions, each with a floating-point register operand (1F).

The maximum value of N is \_\_\_\_\_?



#### 2 mins Summary



Topic

**Multiple Instruction Support** 

Topic

Variable Size Instructions





## Happy Learning

THANK - YOU