



CS & IT ENGINEERING

COMPUTER ORGANIZATION AND ARCHITECTURE

Floating Point Representation

Lecture No.- 01

By- Vishvadeep Gothi sir



Recap of Previous Lecture



Topic

Hardwired Control Unit

Topic

Microprogrammed Control Unit

Topic

Control Word Sequencing

Topics to be Covered



Topic

RISC vs CISC

Topic

Byte Ordering

Topic

Floating Point Representation



Topic : Types of Microprogrammed Control Unit

Horizontal

In control word one bit per signal is stored

control word size is large

no any decoder needed.

vertical

Control word is stored in encoded form to reduce it's size.

All signals are divided into multiple groups in such a way that from one group only one signal is active at time.

Decoder needed to generate signals.

Horizontal

→ max no. of signals active at a time
(max degree of parallelism)
is more.


→ Faster

Vertical

max degree of parallelism is limited
by no. of groups.

→ slower because of signal decoders.

vertical microprogrammed C.U.:-




ex:- 4 signals S_0, S_1, S_2, S_3
are grouped in single group

	S_3	S_2	S_1	S_0
S_0 active	0	0	0	1
S_1	0	0	1	0
S_2	0	1	0	0
S_3	1	0	0	0

Horizontal

\Rightarrow

vertical	stored
S_0 active	00
S_1	01
S_2	10
S_3	11





Topic : Speed Comparison

fastest
Hardwired

> Horizontal
micro-prog.

> vertical
micro-prog.

slowest

#Q. A control unit generates 120 control signals, which are divided into 6 groups of mutually exclusive signals as below:

$$\text{Group1} = 30 \Rightarrow \lceil \log_2 30 \rceil = 5 \text{ bits}$$

$$\text{Group2} = 13 \Rightarrow 4 \text{ bits}$$

$$\text{Group3} = 12 \Rightarrow 4 \text{ bits}$$

$$\text{Group4} = 3 \Rightarrow 2 \text{ bits}$$

$$\text{Group5} = 27 \Rightarrow 5 \text{ bits}$$

$$\text{Group6} = 35 \Rightarrow 6 \text{ bits}$$

$$\text{Horizontal} = 120 \text{ bits}$$

$$\text{vertical} = 5 + 4 + 4 + 2 + 5 + 6 = 26 \text{ bits}$$

$$\underline{\hspace{10em}} \\ 94 \text{ bits saved}$$


How many bits can be saved by using vertical micro-programmed control unit as compared to horizontal one? $\text{Ans} = 94$

[NAT]

vertical \Rightarrow 2 groups




#Q. A micro-programmed control unit is required to generate a total of 25 control signals. Assume that during any microinstruction at most 2 control signals are active. Minimum number of bits required in the control word to generate the required control signals will be?



Ans = 10

control mem.





micro-instⁿ \Rightarrow

Control Signals	mux select	add.
-----------------	---------------	------

↓
depends on
no. of micro-inst^{ns}

#Q. A micro-programmed control unit is required to support 64 instructions with each instruction need a sequence of 32 microoperations to execute completely. The control unit has microinstruction format with 3 fields: control signals, MUX select and next address field. The control unit has 134 signal to be stored in horizontal manner. The MUX has 8 inputs. The size of control memory to support such control unit is 296 k bits?

mux select = 3 bits



$$\begin{aligned}
 \text{No. of microw-instns stored} &= 64 * 32 \\
 &= 2^6 * 2^5 \\
 &= 2^{11} \\
 &= 2048 \Rightarrow \text{add.} = 11\text{-bits}
 \end{aligned}$$


$$\text{Control mem. size} = 2^{11} * 148 \text{ bits}$$

$$= 2 * 2^{10} * 148 \text{ bits}$$

$$= \underline{\underline{296 \text{ k bits}}}$$

#Q. A micro-programmed control unit is required to support 128 instructions with each instruction need a sequence of 64 microoperations to execute completely. The control unit has microinstruction format with 3 fields: control signals, MUX select and next address field. The control unit has 134 signal to be stored in horizontal manner. The MUX has 8 inputs. The size of control memory to support such control unit is 150 k bytes?

$$\text{no. of microinst}^{\text{ns}} = 64 * 128 = 2^{13} \Rightarrow \text{add.} = 13 \text{ bits}$$



$$\begin{aligned}
 \text{mem size} &= 2^{13} * 15 \text{ bits} \\
 &= 2^3 * 2^{10} * 150 \text{ bits} \\
 &= 150 \text{ k bytes}
 \end{aligned}$$



Topic : RISC vs CISC

S. No.	RISC (Reduced Instruction-Set Computer)	CISC (Complex Instruction-Set Computer)
1.	Less Number of Instructions Supported	More Number of Instructions
2.	Fixed Length Instructions	Variable Length Instructions
3.	Simple Instructions	Complex Instructions
4.	Simple and less number of addressing Modes	Complex and More number of addressing Modes
5.	Easy to implement using hardwired control unit	Difficult to implement using hardwired control unit



Topic : RISC vs CISC

S. No.	RISC (Reduced Instruction-Set Computer)	CISC (Complex Instruction-Set Computer)
6.	One Cycle per instruction	More than one cycle per instruction
7.	Register-to-Register arithmetic operation only <i>(Reg.-based architecture)</i>	Register-to-Memory & Memory-to-Register arithmetic operations possible
8.	More Number of Registers <i>(GPRS)</i>	Less Number of Registers

#Q. Consider the following processor design characteristics.

- ✓ I. Register-to register arithmetic operations only
- ✓ II. Fixed-length instruction format
- ✓ III. Hardwired control unit

Which of the characteristics above are used in the design of a RISC processor?

GATE - 2018

A

I and II only

B

II and III only

C

I and III only

D

✓ I, II and III



Topic : Byte Ordering




2 bytes instⁿ
16-bits




⇒ store in
byte addressable
memory

Big endian




little endian






Topic : Byte Ordering



Floating point Representⁿ

In fixed point representⁿ



⇓

Unsigned \Rightarrow 0 to 63

Signed (2^5 comp.) \Rightarrow -32 to +31

Range

\Rightarrow limited range of numbers represented

⇓


soⁿ \Rightarrow floating point representⁿ

Can provide larger range of numbers



Topic : Floating-Point Numbers

- The number is represented in format:



- Mantissa is signed normalized (implicit/explicit) fraction number
- Exponent is stored in biased form.

sign \Rightarrow always 1 bit $\begin{cases} 0 \Rightarrow +ve \\ 1 \Rightarrow -ve \end{cases}$

Exponent \Rightarrow power of 2.



Topic : Biased Exponent

→ Convert exponent into unsigned value and store

S	E	M
---	---	---

↓
stored in 4 bits

↓
signed numbers ⇒ -8 to +7

Range

Transform

unsigned
0 to 15

original exponent (e)	stored exponent (E) excess-8 code
-8	0
-7	1
-6	2
⋮	⋮
0	8
⋮	⋮
7	15

$$E = e + 8$$

→ bias = 8

$$E = e + \text{bias}$$

If k -bits are used to store E .

$$\text{Bias} = 2^{k-1}$$



Mantissa (M) = Number after point

$\Rightarrow 0.\underline{1}011 * 2^3$
↑
should be
'1'

$$e = 3$$
$$E = 3 + \text{bias}$$
10).1


$\Rightarrow \underline{1.011} * 2^2$

↓

should be '1'

$$e = 2$$
$$E = 2 + \text{bias}$$

example:- (Explicit normalization)



Number $\Rightarrow + (101.11)_2 \Rightarrow \text{Explicit normalization} \Rightarrow 0.10111 * 2^3$

for E of 4 bits

$$\Downarrow 4-1 = 2^3 = 8$$


bias =

$$M = 10111$$

$$e = 3$$

$$E = 3 + 8 = (11)_{10} = (1011)_2$$

for $S=0$ for +ve number





Topic : Value Formula



S	E	M
---	---	---

$$\text{Value (Explicit)} = (-1)^S * 0.M * 2^{E - \text{bias}}$$

$$\text{Value (Implicit)} = (-1)^S * 1.M * 2^{E - \text{bias}}$$

bias = 64

#Q. A certain well-known computer family represents the exponents of its floating-point numbers as "excess-64" integers; i.e., a typical exponent $e_6e_5e_4e_3e_2e_1e_0$ represents the number:

A ✓ $e = -64 + \sum_{i=0}^6 2^i e_i$

B $e = -64 + \sum_{i=0}^6 2e_i$

C $e = 64 - \sum_{i=0}^6 2^i e_i$

D $e = 64 - \sum_{i=0}^6 2e_i$

binary to decimal

$$e_6 e_5 \dots e_0 \Rightarrow (e_6 * 2^6) + (e_5 * 2^5) + \dots + (e_0 * 2^0)$$

$$\Downarrow$$
$$\text{original exponent} = \text{value} - \text{bias} \Rightarrow \sum_{i=0}^6 e_i * 2^i - 64$$



2 mins Summary



Topic

RISC vs CISC

Topic

Byte Ordering

Topic

Floating Point Representation



Happy Learning

THANK - YOU