# CS & IT ENGINEERING


COMPUTER ORGANIZATION
AND ARCHITECTURE

**Memory Organization** 



Lecture No.-01

### **Recap of Previous Lecture**







Topic

Direct Memory Access (DMA)

Topic

Cycle Stealing

Topic

**Burst Mode** 

# **Topics to be Covered**









Topic

Memory Hierarchy

Topic

**Memory Presentation** 

Interleaving Mode:

CPU gives the Control of the buses to DMAC only when it does not need buses. Ex:- inst<sup>n</sup> decode, ALU operat<sup>n</sup> etc.

⇒ serentage of time CPU is blocked due to DMA is almost zero in this mode.

DMA:-CPU DMAC CPU DMA transfer Data DMA Completion transfer blw mem & I/O Initializati



#Q. A hard disk with a transfer rate of 10 Mbytes/second is constantly transferring data to memory using DMA. The processor runs at 600 MHz, and takes 300 and 900 clock cycles to initiate and complete DMA transfer respectively. If the size of the transfer is 20 Kbytes, what is the percentage of processor time consumed for the transfer operation?

A 5.0%

B 1.0%

0.5%

D // 0.1%

Processor used = 300+900 = 1200 cycles = 1200 \* 1 Goommy = 2 Usec

for 10MB date time = 1 sec for 20KB -11-, time = 1 sec \* 20KB

#Q. On a non-pipelined sequential processor, a program segment, which is the part of the interrupt service routine, is given to transfer 500 bytes from an I/O device to memory.

Initialize the address register --- 1 1 --- 2 Initialize the count to 500 --- 1

➤LOOP: Load a byte from device ——

Store in memory at address given by address register — 2 -

Increment the address register ——1

Decrement the count \_\_\_\_\_\_\_1

7 \* 500=) 3500 Total = 2+3500 = 3502 cycler

Assume that each statement in this program is equivalent to a machine instruction which takes one clock cycle to execute if it is a non-load/store instruction. The load-store instructions take two clock cycles to execute.

The designer of the system also has an alternate approach of using the DMA controller to implement the same transfer. The DMA controller requires 20 clock cycles for initialization and other overheads. Each DMA transfer cycle takes two clock cycles to transfer one byte of data from the device to the memory.

What is the approximate speed up when the DMA controller based design is used in a place of the interrupt driven program based input-output?

Interrupt I/o time = 2 + 7 + 500 = 3502 cycles

DTA Technique = 20 + 2 # 500 = 1020 cycles

#### [NAT]



#Q. The DMA controller has data count register of size 8-bits. The memory is byte addressable. The maximum number of bytes the DMA can transfer to memory at a time without giving the control of the buses back to CPU?

when data count be comes zero.

max value with which data court can be initialized = (11111111)

$$=(255)_{10}$$
 bytes  
= $(2^8-1)_{10}$  bytes

#### [NAT]



- #Q. The DMA controller has data count register of size 8-bits. The memory is byte addressable.
  - 1. Minimum how many times DMA needs to take control from CPU to transfer a file of 500 bytes?  $\frac{500 \, 3}{255 \, 3} = 2$
  - 2. Minimum how many times DMA needs to take control from CPU to transfer a file of 15K bytes?

$$\frac{15*2^{10}B}{255B} = 61$$

## GATE- PYQ



#Q. The size of the data count register of a DMA controller is 16bits.

The processor needs to transfer a file of 29, 154 kilobytes from disk to main memory.

The memory is byte addressable. The minimum number of times the DMA controller needs to get the control of the system bus from the processor to transfer the file from the disk to main memory is \_\_\_\_\_.

$$\frac{29154 * 2^{10}}{2^{16}-1} = \frac{456}{2}$$
 Ans-

Interrupt (External)

Inst' cycle

Interrupt is serviced DMA:
Instruct cycle

DMA

Transfer

Memory Organization



#### **Topic: Memory Hierarchy**



Memory hierarchy used when discussing performance issues.


#### **Goal of Memory Hierarchy:**

- 1. To maximize the Access Speed
- 2. To minimize the Per Bit Storage Cost



#### **Topic: Memory Hierarchy**





Memory cycletime:Time needed to read/write on one address of memory.




#### **Topic: Memory Presentation**

Addressable memory



Memory is represented as:





#### **Topic: Memory Presentation**



No. of cells	4	8	2×	$\chi$
Address	2 bits	3 bits	e bits	[log_n] bits



#### **Topic: Memory Presentation**



128k × 8 bits 2 no. of cells = 128k = 2<sup>17</sup> Assume a mem. 128K, x 1, byte per address => 1 byte stored => byte addressable memory = 128k bytes add. size = 17 bits

#### [MCQ]



#Q. Memory is represented as?

 $A \times B$  where A = No. of memory locations, B = No. of bits in each location

 $2^a \times B$  where a = No. of address bits, B = No. of bits in each location

 $B \times A$  where, B = No. of bits in each location, A = No. of memory locations

(A) & (B) both

#### [MCQ]



#Q. A memory has 14-bits address bus. Then how many memory locations are there?

$$= 2^{14} = 16k = 16384$$

- A 16K
- **B** 16384
- C 214
- D /All

#### [MCQ]



#Q. The memory cycle time of a memory is 200nsec. The maximum rate with which the memory can be accessed?

Note: Consider memory as byte addressable.

A 500 Bytes / Sec

B 2000 Bytes / Sec


5 Mbytes / Sec

In 
$$1 \sec 7 - 11 - \frac{1}{200 \times 10^{-9} \sec 200}$$

5 GBytes / Sec



#Q. A processor can support a maximum memory of 4 GB, where the memory is word addressable (a word consists of two bytes). The size of the address bus of the processor is at least 31 bits?



no. of cells 
$$=\frac{49B}{2B}=29=231$$
 (addresses)  $=\frac{49B}{2B}=29=29=231$  add  $=31$  bits



#### 2 mins Summary



Topic

Memory Hierarchy

Topic

**Memory Presentation** 





# Happy Learning THANK - YOU