# **Tensor Core Integration Guide for CLOVER**

This guide explains how to integrate the Tensor Core optimizations into your CLOVER bitonic algorithm implementation.

# **Overview of Changes**

The modifications implement the suggestion from the pasted document to replace pointwise L2 distance calculations with batched matrix multiplication (GEMM) using cuBLAS to leverage NVIDIA Tensor Cores.

## **Key Mathematical Transformation**

The core optimization uses the mathematical identity:

$$||a - b||^2 = ||a||^2 + ||b||^2 - 2(a \cdot b)$$

This allows us to:

- 1. Compute all pairwise dot products using a single GEMM operation
- 2. Compute squared norms separately in parallel
- 3. Combine results to get full L2 distance matrix

# Files to Modify/Add

#### 1. New Files to Add

#### include/tensorcore\_util.cuh

- Contains Tensor Core utility functions
- Implements (batched\_I2\_distance\_gemm()) function
- Manages cuBLAS handle lifecycle
- Provides FP16 conversion utilities

## include/complete\_distance\_calc.cuh (optional)

- Contains the complete optimized distance calculation implementation
- Provides runtime fallback system
- Includes performance heuristics

# 2. Files to Modify

#### include/bitonic-hubs-ws.cuh

• Replace (Calculate\_Distances) function with Tensor Core version

- Add (#include "tensorcore\_util.cuh")
- Update (C\_and\_Q) function to use cuBLAS handle

#### CMakeLists.txt

- Add cuBLAS linking
- Set appropriate CUDA architectures (sm\_70+)
- Enable Tensor Core compilation flags

## **Integration Steps**

### **Step 1: Add Tensor Core Utilities**

- 1. Create include/tensorcore\_util.cuh with the provided code
- 2. This file handles:
  - FP16 conversions
  - Tensor Core GEMM operations
  - cuBLAS handle management

### **Step 2: Update Build System**

- 1. Update (CMakeLists.txt) to:
  - Link against cuBLAS library
  - Target Tensor Core architectures (sm\_70, sm\_75, sm\_80, sm\_86, sm\_89, sm\_90)
  - Add appropriate compiler flags

## **Step 3: Modify Distance Calculation**

- 1. In bitonic-hubs-ws.cuh, replace the Calculate\_Distances function
- 2. Add the new Tensor Core optimized version
- 3. Implement smart fallback system for older GPUs

## **Step 4: Update Main Algorithm**

- 1. Modify (C\_and\_Q) function to:
  - Initialize cuBLAS handle
  - Check GPU compute capability
  - Use optimized distance calculation

#### **Performance Considerations**

# **When Tensor Cores Help Most**

- Large batch sizes (>1000 points)
- Many hubs (H > 64)
- High dimensionality
- Modern GPUs (Volta, Turing, Ampere, Ada, Hopper)

### **Fallback Strategy**

The implementation includes automatic fallback to original CUDA kernels when:

- GPU doesn't support Tensor Cores (compute capability < 7.0)</li>
- Batch size is too small to benefit from GEMM
- cuBLAS operations fail

## **Memory Layout Changes**

### **Original Implementation**

- Points stored as: ([point0\_x, point0\_y, point0\_z, point1\_x, ...])
- Distance calculation: pointwise loops

## **Tensor Core Implementation**

- Converts to FP16 matrices in row-major format
- Batch points: [[batch\_size, dim]] matrix
- Hub points: ([H, dim]) matrix
- Output: [batch\_size, H] distance matrix

# **Compilation Requirements**

# **Minimum Requirements**

- CUDA 11.0+
- GPU with compute capability 7.0+ for Tensor Cores
- cuBLAS library
- CMake 3.18+

# **Recommended Compilation Flags**

bash

```
-gencode arch=compute_70,code=sm_70 # Volta
-gencode arch=compute_75,code=sm_75 # Turing
-gencode arch=compute_80,code=sm_80 # Ampere
-gencode arch=compute_86,code=sm_86 # Ampere
-gencode arch=compute_89,code=sm_89 # Ada Lovelace
-gencode arch=compute_90,code=sm_90 # Hopper
```

## **Testing and Validation**

### **Verification Steps**

- 1. **Numerical Accuracy**: Compare results with original implementation
- 2. **Performance**: Profile with Nsight Compute to verify Tensor Core usage
- 3. Fallback: Test on older GPUs to ensure graceful degradation
- 4. **Memory**: Check for memory leaks and proper cleanup

### **Performance Profiling**

Use Nsight Compute to verify Tensor Core utilization:

bash

ncu --metrics tensor\_pipe\_utilization,sm\_\_pipe\_tensor\_cycles\_active.avg.pct\_of\_peak\_sustained\_active ./clover

#### Look for:

- High tensor pipe utilization
- Reduced memory bandwidth usage
- Overall speedup on large problems

# **Example Integration**

# Modified main dispatch in [linear-scans.cu]

срр

# **Advanced Usage**

#### **Custom Tensor Core Control**

#### **Environment Variables**

Set environment variables for debugging:

```
export CUDA_LAUNCH_BLOCKING=1 # For debugging
export CUBLAS_WORKSPACE_CONFIG=:4096:8 # For deterministic results
```

# **Troubleshooting**

#### **Common Issues**

#### 1. cuBLAS Not Found

Error: cuBLAS library not found

Solution: Install CUDA Toolkit and ensure cuBLAS is available

bash

```
# Ubuntu/Debian
sudo apt-get install libcublas-dev

# Check installation
find /usr -name "*cublas*" 2>/dev/null
```

### 2. Insufficient GPU Memory

Error: out of memory

Solution: Reduce batch size or use memory-efficient mode

срр

idx\_t constexpr batch\_size = 50000; // Reduce from 100000

#### 3. Tensor Core Not Utilized

#### Check:

- GPU compute capability >= 7.0
- Data types are FP16/TF32
- Matrix dimensions are multiples of 8 (for optimal performance)
- cuBLAS math mode is set to TENSOR\_OP\_MATH

#### 4. Numerical Differences

Small numerical differences are expected due to:

- FP16 precision vs FP32
- Different accumulation order in GEMM
- Hardware-specific optimizations

**Acceptable**: Relative error < 1e-3 for FP16 operations

# **Performance Expectations**

## **Typical Speedups**

- Small problems (N < 10K): 0.8x 1.2x (overhead may dominate)
- Medium problems (N = 100K): 1.5x 3x speedup
- Large problems (N > 500K): 2x 5x speedup
- Very large problems (N > 1M): 3x 8x speedup

## **Factors Affecting Performance**

- Batch size: Larger batches better utilize Tensor Cores
- Number of hubs (H): More hubs increase GEMM efficiency
- **GPU generation**: Newer architectures have more Tensor Cores
- Memory bandwidth: Less important with Tensor Core optimization

#### **Future Enhancements**

#### **Potential Improvements**

- 1. **Mixed Precision Training**: Use FP16 throughout pipeline
- 2. Graph-based optimizations: Apply Tensor Cores to hub-hub distance matrix
- 3. **Multi-GPU support**: Distribute batches across multiple GPUs
- 4. **Dynamic batching**: Adjust batch size based on available memory
- 5. **Persistent kernels**: Reduce kernel launch overhead

#### **Research Directions**

- 1. **Approximate methods**: Use lower precision for initial filtering
- 2. **Hierarchical clustering**: Apply Tensor Cores at multiple levels
- 3. **Learned indices**: Use neural networks with Tensor Core inference

## **Code Organization**

#### **Recommended File Structure**

$\overline{}$			
include/			
bito	nic-based.cuh	# Original bitonic implementation	
bito	nic-hubs-ws.cuh	# Modified with Tensor Core support	
tens	orcore_util.cuh	# New: Tensor Core utilities	
complete_distance_calc.cuh # New: Complete optimized implementation			
└── spat	al.cuh #	Unchanged: spatial utilities	
src/			
linea	r-scans.cu =	# Updated main dispatch	
L—— CMa	keLists.txt	# Updated build system	

## **Testing Structure**

tests/			
-	test_tensorcore.cu	# Unit tests for Tensor Core functions	
-	test_numerical.cu	# Numerical accuracy validation	
-	benchmark_comparison.cu # Performance comparison		
	test_fallback.cu #	<sup>‡</sup> Fallback mechanism tests	

## **Conclusion**

This Tensor Core integration provides significant performance improvements for large-scale k-NN problems while maintaining backward compatibility. The implementation follows best practices for:

- **Robustness**: Automatic fallback for unsupported hardware
- **Performance**: Optimal use of modern GPU features
- Maintainability: Clear separation of concerns
- Extensibility: Easy to add future optimizations

The changes transform the pointwise distance calculation bottleneck into a highly parallel matrix operation that can leverage the full computational power of modern NVIDIA GPUs.