CS 207 Digital Logic - Spring 2020 Lab 9

James Yu

Apr. 15, 2020

Objective

1. Try synchronous sequential circuit design.

Lab Exercise Submission

- 1. You should name all source code as instructed. Mis-named files will not be recognized.
- 2. You should submit all source code files with an extension ".v".
- 3. You should submit all source code directly into the sakai system below. **Do not compress them** into one folder.


https://sakai.sustech.edu.cn/portal/site/ebf68254-68c5-4cfe-9d42-b26758f854ee

4. Lab exercises should be submitted before the deadline, typically one week after the lab session. No late submission policy applies to lab exercises.

1 Mealy and Moore model circuits

1.1 Mealy model

Implement a Mealy model circuit with input X and output Y with clock signal clk. The state diagram is as follows:



We output the internal state of this model as A and B:

mealy.v

```
module mealy(Y, A, B, X, clk);
  output reg Y;
  output reg A, B;
  input X;
  input clk;
7 always @(X or A or B)
  case({A, B, X})
       2, 4, 6: Y <= 1'd1;
      default: Y <= 1'd0;</pre>
  endcase
11
12
13 always @(posedge clk)
  case({A, B, X})
       0, 2, 4, 6: \{A, B\} \leftarrow 2'b00;
16
      1: {A, B} <= 2'b01;
      5, 7: \{A, B\} \leftarrow 2'b10;
       3: \{A, B\} \leftarrow 2'b11;
      default: {A, B} <= 2'b00;</pre>
20 endcase
  endmodule
```

Here note that in mealy model, both the clock signal and the input X can drive the change of output Y. This module can be tested by the following testbench:


```
mealy.v
```

```
module mealy_tb;
reg CLK;
reg X;
wire y;
```

```
26 wire [1:0] Q;
27
28 initial begin
     CLK <= 1'b0;
29
     X <= 1'b0;
30
31 end
32
33 always @(CLK)
34 begin
    #1 CLK<=!CLK;
36 end
37
  mealy mealy1(y, Q[1], Q[0], X, CLK);
38
39
40 initial begin
      $dumpfile("mealy.vcd");
      $dumpvars(0, mealy_tb);
42
43 end
44
45 initial begin
      monitor("%3t: X = \%b, y = \%b, Q[1] = \%b, Q[0] = \%b", $time, X, y, Q[0], Q[1]);
46
      #2 X <= 1'b0; //00
47
      #2 X <= 1'b1; //01
48
      #2 X <= 1'b1; //11
49
      #2 X <= 1'b1; //10
50
51
      #2 X <= 1'b0; //10
      #2 X <= 1'b0; //00
52
      #2 X <= 1'b1; //01
53
      #2 X <= 1'b0; //00
54
      #2 X <= 1'b1; //01
55
      #2 X <= 1'b1; //11
56
      #2 X <= 1'b0; //00
57
      #2 $finish;
58
59 end
60 endmodule
```

1.2 Moore Model

Implement a Moore model circuit with input X and output Y with clock signal clk. The state diagram is as follows:



We output the internal state of this model as A and B:

moore.v

```
module moore(Y, A, B, X, clk);
  output reg Y;
  output reg A, B;
  input X;
  input clk;
  always @(A or B)
  case({A, B})
      3: Y <= 1'd1;
      default: Y <= 1'd0;</pre>
  endcase
12 always @(posedge clk)
  case({A, B, X})
      0, 7: \{A, B\} \leftarrow 2'b00;
      1, 2: {A, B} <= 2'b01;
15
      3, 4: \{A, B\} \leftarrow 2'b10;
      5, 6: {A, B} <= 2'b11;
      default: {A, B} <= 2'b00;</pre>
18
19 endcase
  endmodule
```

Here note that in moore model, only the clock signal can drive the change of output Y. This module can be tested by the following testbench:

```
moore.v
```


```
module moore_tb;
reg CLK;
reg X;
```

```
24 wire y;
25 wire [1:0] Q;
27 initial begin
28 CLK <= 1'b0;
29 X <= 1'b0;
30 end
31
32 always @(CLK)
33 begin
    #1 CLK <= !CLK;
35 end
moore moore1(y, Q[1], Q[0], X, CLK);
38
39 initial begin
      $dumpfile("moore.vcd");
40
      $dumpvars(0, moore_tb);
41
42 end
43
  initial begin
44
      monitor("%3t: X = \%b, y = \%b, Q[1] = \%b, Q[0] = \%b", $time, X, y, Q[0], Q[1]);
      #2 X <= 1'b0;
46
      #2 X <= 1'b1;
47
      #2 X <= 1'b1;
48
      #2 X <= 1'b1;
49
      #2 X <= 1'b0;
50
     #2 X <= 1'b0;
51
52
     #2 X <= 1'b1;
     #2 X <= 1'b0;
53
      #2 X <= 1'b1;
54
      #2 X <= 1'b1;
      #2 X <= 1'b0;
      #2 $finish;
57
58 end
  endmodule
```

2 Exercise

2.1 Exercise 1

Implement the following sequential circuit:



The module should take a 2-bit input X to produce a 1-bit output Z. The internal state is labeled by a 2-bit Q. The module should follow the design below:

```
mealy.v
```

```
module mealy(Z, Q, X, clk);
// Module Code
endmodule
```


and save in file mealy.v.



Save the source code in mealy.v. Upload this file to Sakai under Assignments \rightarrow Lab Exercise 9.

2.2 Exercise 2

Implement the following sequential circuit:



The module should take a 2-bit input X to produce a 1-bit output Z. The internal state is labeled by a 2-bit Q. The module should follow the design below:

moore.v

```
module moore(Z, Q, X, clk);
// Module Code
endmodule
```

and save in file moore.v.

Assignment

Save the source code in moore.v. Upload this file to Sakai under **Assignments** \rightarrow **Lab Exercise** 9.

Assignment

When you finished Lab Exercise 9, there should be two .v files in the Sakai system: mealy.v and moore.v.