

CS 207 Digital Logic - Spring 2020

Lab 12

James Yu

May 6, 2020

Objective

1. Implement other arithmetic circuits.

Lab Exercise Submission

1. You should name all source code as instructed. Mis-named files will not be recognized.
2. You should submit all source code files with an extension “.v”.
3. You should submit all source code directly into the sakai system below. **Do not compress them into one folder.**

<https://sakai.sustech.edu.cn/portal/site/ebf68254-68c5-4cfe-9d42-b26758f854ee>

4. Lab exercises should be submitted before the deadline, typically one week after the lab session.
No late submission policy applies to lab exercises.

1 Binary Multiplier

During the lecture, we introduced the digital implementation of a binary multiplier. In this lab, we provide the Verilog implementation of binary multipliers in three different modeling ways.

mul_gate.v

```
1 module mul_gate(A, B, C);  
2   output[3:0] C;  
3   input[1:0] A, B;  
4   wire w1, w2, w3, w4;  
5
```

```

6 and and1(C[0], A[0], B[0]);
7 and and2(w1, A[0], B[1]);
8 and and3(w2, A[1], B[0]);
9 half_adder myadd1(w1, w2, C[1], w3);
10 and and4(w4, A[1], B[1]);
11 half_adder myadd2(w4, w3, C[2], C[3]);
12 endmodule
13
14 module half_adder(A, B, S, C);
15 input A, B;
16 output S, C;
17 and and1(C, A, B);
18 xor xor1(S, A, B);
19 endmodule

```

mul_behav.v

```

1 module mul_behav(A, B, C);
2 output[3:0] C;
3 input[1:0] A, B;
4 reg[3:0] C;
5 always @(A or B)
6 begin
7     case({A,B})
8         4'h0 : C = 4'b0000;
9         4'h1 : C = 4'b0000;
10        4'h2 : C = 4'b0000;
11        4'h3 : C = 4'b0000;
12        4'h4 : C = 4'b0000;
13        4'h5 : C = 4'b0001;
14        4'h6 : C = 4'b0010;
15        4'h7 : C = 4'b0011;
16        4'h8 : C = 4'b0000;
17        4'h9 : C = 4'b0010;
18        4'ha : C = 4'b0100;
19        4'hb : C = 4'b0110;
20        4'hc : C = 4'b0000;
21        4'hd : C = 4'b0011;
22        4'he : C = 4'b0110;
23        4'hf : C = 4'b1001;
24        default : C='bx;
25    endcase
26 end
27 endmodule

```

mul_data.v

```
1 module mul_data(A, B, C);
2   output[3:0] C;
3   input[1:0] A, B;
4   assign C = A * B;
5 endmodule
```

All three implementations can share the same testbench as follows:


mul_tb.v

```
1 module mul_tb;
2   reg [1:0] A, B;
3   wire [3:0] Z;
4   mul_gate mult1(A, B, Z);
5   # mul_behav mult1(A, B, Z);
6   # mul_data mult1(A, B, Z);
7
8   initial begin
9     $monitor("%3t: A is %d, B is %d, Z is %d", $time, A, B, Z);
10    # 5 A=0;B=0;
11    # 5 A=1;B=0;
12    # 5 A=2;B=0;
13    # 5 A=3;B=0;
14
15    # 5 A=0;B=1;
16    # 5 A=1;B=1;
17    # 5 A=2;B=1;
18    # 5 A=3;B=1;
19
20    # 5 A=0;B=2;
21    # 5 A=1;B=2;
22    # 5 A=2;B=2;
23    # 5 A=3;B=2;
24
25    # 5 A=0;B=3;
26    # 5 A=1;B=3;
27    # 5 A=2;B=3;
28    # 5 A=3;B=3;
29    # 10 $finish;
30 end
31 endmodule
```

2 Exercise

2.1 Exercise 1

Implement a 4-bit binary multiplier with 4-bit adders and logic gates. The inputs are X and Y , and the circuit outputs Z . You can use any modeling way for the 4-bit adder. However, only gate level design is allowed outside the adders. A sample circuit design is shown as follows:



The module should follow the design below:

mul_4.v

```
1 module mul_4(X, Y, Z);  
2 // Module Code  
3 endmodule
```

and save in file `mul_4.v`.



Assignment

Save the source code in `mul_4.v`. Upload this file to Sakai under **Assignments** → **Lab Exercise 12**.

2.2 Exercise 2

Implement an 8-bit binary multiplier. The inputs are 8-bit X and Y , and the circuit outputs Z . You cannot use keyword `assign` in the code except for inside adders. The module should follow the design

below:

mul_8.v

```
1 module mul_8(X, Y, Z);  
2 // Module Code  
3 endmodule
```

and save in file `mul_8.v`.



Assignment

Save the source code in `mul_4.v`. Upload this file to Sakai under **Assignments** → **Lab Exercise 12**.



Assignment

When you finished Lab Exercise 11, there should be two `.v` files in the Sakai system: `mul_4.v` and `mul_8.v`.