

# CS 207 Digital Logic - Spring 2020

## Lab 7

James Yu

Apr. 1, 2020

### Objective

1. Implement latches and flip-flops.

### Lab Exercise Submission

1. You should name all source code as instructed. Mis-named files will not be recognized.
2. You should submit all source code files with an extension “.v”.
3. You should submit all source code directly into the sakai system below. **Do not compress them into one folder.**

<https://sakai.sustech.edu.cn/portal/site/ebf68254-68c5-4cfe-9d42-b26758f854ee>


4. Lab exercises should be submitted before the deadline, typically one week after the lab session.  
No late submission policy applies to lab exercises.

## 1 SR latch with clock control

Implement an SR latch with clock control signal as follows:

srlatch.v

```
1 module srlatch(output Q, output nQ, input S, input R, input G);
2
3 wire Rd, Sd;
4 nand na0 (Rd, R, G);
5 nand na1 (Sd, S, G);
6 nand na2 (Q, Sd, nQ);
```



```

7 nand na3 (nQ, Rd, Q);
8
9 endmodule

```

Or, we can have a straight-forward behavioral modeling:

srlatch.v

```

1 module srlatch(output Q, output nQ, input S, input R, input G);
2 reg Q;
3 reg nQ;
4 always @(G) begin
5     if (G) begin
6         case ({R,S})
7             1: {Q,nQ} <= 2'b10;
8             2: {Q,nQ} <= 2'b01;
9             3: {Q,nQ} <= 2'bxx;
10        endcase
11    end
12 end
13 endmodule

```

To test the code, we have the following testbench:

sr\_tb.v

```

1 module sr_tb;
2 reg CLK;
3 reg S, R;
4 wire Q, nQ;
5 initial CLK <= 1'b0;
6
7 always @(CLK)
8 begin
9     #1 CLK<=!CLK;
10 end
11
12 srlatch mysr(Q, nQ, S, R, CLK);

```

```

13
14 initial begin
15     $dumpfile("sr.vcd");
16     $dumpvars(0,sr_tb);
17 end
18
19 initial begin
20     $monitor("%3t: Q = %b, nQ = %b", $time, Q, nQ);
21     #5 S <= 1'b0; R <= 1'b0;
22     #5 S <= 1'b1; R <= 1'b0;
23     #5 S <= 1'b0; R <= 1'b0;
24     #5 S <= 1'b0; R <= 1'b1;
25     #5 S <= 1'b0; R <= 1'b0;
26     #5 S <= 1'b1; R <= 1'b0;
27     #5 S <= 1'b0; R <= 1'b0;
28     #5 $finish;
29 end
30 endmodule

```

Try the code and observe the waveform.

## 2 Exercise

### 2.1 Exercise 1

Implement a D-latch **with clock control signal** based on the previous circuit of SR latch. The module should follow the design below:

dlatch.v

```

1 module dlatch(Q, nQ, D, G);
2 // Module Code
3 endmodule

```

and save in file `dlatch.v`.



### Assignment

Save the source code in **dlatch.v**. Upload this file to Sakai under **Assignments → Lab Exercise 7**.

## 2.2 Exercise 2

Implement a D flip-flop, a JK flip-flop, and a T flip-flop which are triggered by positive edges of a clock signal. The module should follow the design below:

dff.v

```
1 module dff(Q, D, CLK);  
2 // Module Code  
3 endmodule
```

jkff.v

```
1 module jkff(Q, J, K, CLK);  
2 // Module Code  
3 endmodule
```

tff.v

```
1 module tff(Q, T, CLK);  
2 // Module Code  
3 endmodule
```




### Assignment

Save the source code in **dff.v**, **jkff.v**, and **tff.v**. Upload these files to Sakai under **Assignments**  
→ **Lab Exercise 7**.

## 2.3 Exercise 3

Implement the following circuit with your previous D flip-flop:



Note that the bubbled input at the bottom of the two FFs are reset signal, which resets the state to 0 upon negative edge input, i.e., from 1 to 0.

The module should follow the design below:

dff2.v

```
1 module dff2(F, X, Y);  
2 // Module Code  
3 endmodule
```

and save in file `dff2.v`.



### Assignment

Save the source code in `dff2.v`. Upload this file to Sakai under **Assignments** → **Lab Exercise 7**.



### Assignment

When you finished Lab Exercise 7, there should be five .v files in the Sakai system: `dlatch.v`, `dff.v`, `jkff.v`, `tff.v`, and `dff2.v`.