Combinational Logic I

CS207 Lecture 5

James YU

Mar. 18, 2020




Combinational logic

- Logic circuits for digital systems:
 - combinational logic,
 - sequential logic (next lectures).
- Combinational?
 - Output determined by the combination of inputs.
 - Perform an operation specified by a set (combination) of Boolean functions.

Combinational logic


- An interconnection of logic gates that
 - react to values of input signals,
 - produce output signal values,
 - ullet n inputs from external sources, and
 - m outputs go to external destinations.





Combinational logic

- Two representations of a combinational circuit:
 - 2^n possible input combinations: truth table, or
 - m outputs: m Boolean functions, each expressed with the n inputs.




- Analysis of a combinational circuit: determine the function of the circuit.
 - · Given logic diagram,
 - develop a set of Boolean functions, a truth table, an optional explanation of the circuit operation.
- If a function name or an explanation is given along the circuit, just verify if the given information is correct.



- Obtain the output Boolean functions:
 - Label all gate outputs that are a function of only inputs, no other intermediate variables. Determine their Boolean functions.
 - Label all gates that are a function of inputs and the gates in the previous step.
 Determine their Boolean functions.
 - List output Boolean functions, squeeze the intermediate variables.



- Obtain the output Boolean functions:
 - Label all gate outputs that are a function of only inputs, no other intermediate variables. Determine their Boolean functions.




•
$$T_1 = A + B + C$$
.

•
$$T_2 = ABC$$
.


•
$$F_2 = AB + AC + BC$$
.

- Obtain the output Boolean functions:
 - Label all gates that are a function of inputs and the gates in the previous step. Determine their Boolean functions.



- $T_3 = F_2' + T_1$.
- $F_1 = T_2 + T_3$.

- Obtain the output Boolean functions:
 - List output Boolean functions, squeeze the intermediate variables.



$$F_1 = T_2 + T_3$$

$$= ABC + F'_2T_1$$

$$= ABC +$$

$$(AB + AC + BC)'$$

$$(A + B + C)$$

$$= ABC + A'B'C +$$

$$AB'C' + A'BC'$$

- Truth table is simple with Boolean function
 - Determine the number of input variables. For n inputs, form the 2^n combinations from 0 to $2^{n}-1$.
 - Label the outputs of the intermediate gates.
 - Obtain the truth table for these outputs.
 - Obtain the truth table for the remaining outputs.

\overline{A}	B	C	F_2	F_2'	T_1	T_2	T_3	F_1
0	0	0	0	1	0	0	0	0
0	0	1	0	1	1	0	1	1
0	1	0	0	1	1	0	1	1
0	1	1	1	0	1	0	0	0
1	0	0	0	1	1	0	1	1
1	0	1	1	0	1	0	0	0
1	1	0	1	0	1	0	0	0
1	1	1	1	0	1	1	0	1



- Design of a combinational circuits: develop a logic circuit diagram or a set of Boolean functions.
 - From specification of the design objective
- Involves the following steps:
 - Determine required number of inputs and outputs.
 - Derive the truth table.
 - Obtain simplified Boolean function for each output.
 - Draw logic diagram and verify the correctness.



• Example: Convert from BCD decimal code to excess-3 code.

Input BCD				Output Code			
A	B	C	D	w	x	y	z
0	0	0	0	0	0	1	1
0	0	0	1	0	1	0	0
0	0	1	0	0	1	0	1
0	0	1	1	0	1	1	0
0	1	0	0	0	1	1	1
0	1	0	1	1	0	0	0
0	1	1	0	1	0	0	1
0	1	1	1	1	0	1	0
1	0	0	0	1	0	1	1
1	0	0	1	1	1	0	0

- Obviously, four inputs and four outputs
- And we already have the truth table
- Then the Boolean functions. How?
 - Remember K-maps?

$$w = A + BC + BD$$

$$CD$$

$$00 \quad 01 \quad 11 \quad 10$$


$$00 \quad 0 \quad 0 \quad 0$$

$$01 \quad 0 \quad 1 \quad 1 \quad 1$$


$$AB$$

$$11 \quad X \quad X \quad X \quad X$$


$$10 \quad 1 \quad 1 \quad X \quad X$$







- We manipulate these Boolean functions to reuse common gates:
 - w = A + BC + BD = A + B(C + D).
 - x = B'C + B'D + BC'D' = B'(C+D) + BC'D'.
 - y = CD + C'D' = CD + (C + D)'.
 - z = D'.






Combinational logic design with MSI circuits

- Since the introduction of MSI and LSI circuits, the traditional methods of logic design have largely been superseded.
 - Traditionally, the design engineer has developed a Boolean equation as the solution to a particular problem.
 - This function has then been minimised and implemented using SSI circuits.
- In practice, many combinational circuits may have a large number of inputs and outputs.
 - Consequently the use of truth tables in the design of such circuits is impractical.
- The development of MSI circuits has led to the technique of splitting a complex design into a number of sub-systems.



Multiplexer


- A multiplexer (MUX) selects 1-out-of-n lines where n is usually 2, 4, 8, or 16.
- A block diagram of a multiplexer having four input data lines d0, d1, d2, and d3 and complementary outputs f and f'.





Multiplexer


- The device has two control or selection lines A and B and an enable line E.
- The characteristic equation of the multiplexer is $f = A'B'd_0 + A'Bd_1 + AB'd_2 + ABd_3$.





Interconnecting multiplexers


- Data within a digital system is normally processed in parallel form in order to increase the speed of operation.
- If the output of the system has to be transmitted over a relatively long distance then a parallel-to-serial conversion will take place.
- Example: An 8-bit word is presented in parallel at the data inputs.





Interconnecting multiplexers

- The principle of data selection can be extended to allow the selection of 1-out-of-64 lines.
 - Using nine 8-to-1 multiplexers arranged in two levels of multiplexing.







Multiplexer as a Boolean function generator

• For a 4-to-1 MUX the characteristic equation is

$$f = A'B'd_0 + A'Bd_1 + AB'd_2 + ABd_3$$
.

- *A* and *B* are Boolean variables, applied at the select inputs, which can be factored out of any Boolean function of *n* variables.
- The remaining n-2 variables, referred to as the *residue variables*, can be formed into residue functions which can then be applied at the data inputs.
- Example: $f(A, B, C) = \sum (0, 1, 3, 4, 7)$.








Multiplexer as a Boolean function generator

• Example: $f(A, B, C, D) = \sum (0, 1, 3, 4, 5, 9, 10, 11, 14, 15)$.

0 0 0 0 1 0 0 0 1 1 0 0 1 0 0 0 0 1 1 1 0 1 0 0 1 0 1 0 1 1 0 1 1 0 0	A	В	C	D	f
0 0 1 0 0 0 0 1 1 1 0 1 0 0 1 0 1 0 1 1 0 1 1 0 0	0	0	0	0	1
0 0 1 1 1 0 1 0 0 1 0 1 0 1 1 0 1 1 0 0	0	0	0	1	1
0 1 0 0 1 0 1 0 1 1 0 1 1 0 0	0	0	1	0	0
0 1 0 1 1 0 1 1 0 0	0	0	1	1	1
0 1 1 0 0	0	1	0	0	1
	0	1	0	1	1
0 1 1 1 0	0	1	1	0	0
0 1 1 1 0	0	1	1	1	0








Demultiplexer


- As the name infers, a demultiplexer performs the opposite function to that of a multiplexer.
 - A single data line can be connected to any one of the output lines provided by the choice of an appropriate select signal.
 - If there are s select inputs then the number of output lines to which the data can be routed is $n=2^s$.





Multiplexer/demultiplexer data transmission system

- A simple data transmission system can be implemented using a multiplexer and a demultiplexer in conjunction with an interconnecting single line link.
 - Such a system used over a relatively short distance such as 500 metres can result in a significant reduction in the number of lines required to transmit the data.
 - The data presented in parallel at the MUX inputs is converted into a serial format for transmission.
 - At the receiving end the demultiplexer routes the serial data, in the correct sequence, to one of the eight output lines.





Verilog: Control statements

- Similar to Java, Verilog has the following control statements:
 - if-else
 - case
 - forever
 - repeat
 - while
 - for loop



The conditional statement if-else

- The if-else statement controls the execution of other statements. In programming language like Java, if-else controls the flow of program.
 - When more than one statement needs to be executed for an if condition, then we need to use begin and end as seen in earlier examples.
- Syntax:

```
if (condition)
z statements;

if (condition)
z statements;
else
statements;
```

```
if (condition)
   statements;
else if (condition)
   statements;
...
else
statements;
```



The conditional statement if-else

```
1 module if else();
2 reg dff;
wire clk,din,reset;
5 always @ (posedge clk)
6 if (reset) begin
   dff <= 0;
8 end else begin
   dff <= din;</pre>
10 end
11 endmodule
```



The conditional statement case

```
module mux (a,b,c,d,sel,y);
2 input a, b, c, d;
3 input [1:0] sel;
4 output v:
5 reg y;
always @ (a or b or c or d or sel)
8 case (sel)
  0 : y = a;
  1 : v = b;
10
 2 : V = C;
 3 : v = d;
   default : $display("Error in SEL");
14 endcase
15 endmodule
```



The conditional statement case

```
1 module mux (a,b,c,d,sel,v);
2 input a, b, c, d;
3 input [1:0] sel:
4 output v:
5 reg y;
always @ (a or b or c or d or sel)
8 case (sel)
  0 : y = a;
  1 : v = b:
10
 2 : V = C;
 3 : v = d;
   2'bxx,2'bx0,2'bx1,2'b0x,2'b1x,
   2'bzz,2'bz0,2'bz1,2'b0z,2'b1z : $display("Error in SEL");
15 endcase
16 endmodule
```

The conditional statement case

- Verilog case statement does an identity comparison (like the == operator)
 - One can use the case statement to check for logic x and z values as shown in the example below.

```
1 module case xz(enable);
 input enable;
 always @ (enable)
 case(enable)
   1'bz : $display ("enable is floating");
   1'bx : $display ("enable is unknown");
   default : $display ("enable is %b".enable);
 endcase
 endmodule
```



- They are special versions of the case statement allow the x and z logic values to be used as "don't care".
 - casez: Treats z as don't care.
 - casex: Treats x and z as don't care.



```
1 module case compare;
2 reg sel:
 always @ (sel)
 case (sel)
   1'b0 : $display("Normal : Logic 0 on sel");
   1'b1 : $display("Normal : Logic 1 on sel");
   1'bx : $display("Normal : Logic x on sel");
   1'bz : $display("Normal : Logic z on sel");
 endcase
```



```
11 always @ (sel)
12 casex (sel)
   1'b0 : $display("CASEX : Logic 0 on sel");
14 1'b1 : $display("CASEX : Logic 1 on sel");
15 1'bx : $display("CASEX : Logic x on sel");
 1'bz : $display("CASEX : Logic z on sel");
17 endcase
18
19 always @ (sel)
20 casez (sel)
 1'b0 : $display("CASEZ : Logic 0 on sel");
1'b1 : $display("CASEZ : Logic 1 on sel");
1'bx : $display("CASEZ : Logic x on sel");
  1'bz : $display("CASEZ : Logic z on sel");
25 endcase
```



```
initial begin
   #1 $display ("\n Driving 0");
   sel = 0:
28
   #1 $display ("\n Driving 1");
   sel = 1:
30
   #1 $display ("\n Driving x");
   sel = 1'bx:
   #1 $display ("\n Driving z");
33
   sel = 1'bz:
   #1 $finish;
  end
  endmodule
```



Driving 0

Normal : Logic 0 on sel CASEX : Logic 0 on sel CASEZ : Logic 0 on sel

Driving 1

Normal : Logic 1 on sel CASEX : Logic 1 on sel CASEZ : Logic 1 on sel Driving x

Normal : Logic x on sel CASEX : Logic 0 on sel CASEZ : Logic x on sel

Driving z

Normal : Logic z on sel CASEX : Logic 0 on sel CASEZ : Logic 0 on sel



The looping statement forever

- The forever loop executes continually, the loop never ends.
 - Normally we use forever statements in initial blocks.

```
1 module forever example ();
2 reg clk:
 initial begin
  #1 clk = 0;
 forever begin
   #5 clk = ! clk;
  end
 end
 initial begin
 $monitor ("Time = %d clk = %b",$time, clk);
  #100 $finish:
12 end
13 endmodule
```



The looping statement repeat

• The repeat loop executes statements a fixed number of times.

```
1 module repeat example();
 reg [3:0] opcode; reg [15:0] data; reg temp;
 always @ (opcode or data) begin
   if (opcode == 10) begin
   // Perform rotate
     repeat (8) begin
        #1 temp = data[15];
       data = data << 1:
       data[0] = temp;
    end
10
   end
 end
13 endmodule
```



The looping statement while

• The while loop executes as long as the statement evaluates as true.

```
1 module while example();
 reg [5:0] loc; reg [7:0] data;
 always @ (data or loc) begin
   loc = 0;
   if (data == 0) loc = 32;
   else begin
     while (data[0] == 0) begin
     loc = loc + 1;
    data = data >> 1;
   end
10
 end
   $display ("DATA = %b LOCATION = %d",data,loc);
13 end
14 endmodule
```



The looping statement for

- The for loop is the same as the for loop used in any other programming language.
 - Executes an *initial assignment* once at the start of the loop.
 - Executes the loop as long as an expression evaluates as true.
 - Executes a *step assignment* at the end of each pass through the loop.

```
module for_example();
integer i; reg [7:0] ram [0:255];
initial begin
for (i = 0; i < 256; i = i + 1) begin
    ram[i] <= 0; // Initialize the RAM with 0
    #1 $display(" Address = %g Data = %h",i,ram[i]);
end
#1 $finish;
end
endmodule</pre>
```

