

CS 207 Digital Logic - Spring 2020

Lab 5

James Yu

Mar. 18, 2020

Objective

1. Implement basic combinational logic circuits.

Lab Exercise Submission

1. You should name all source code as instructed. Mis-named files will not be recognized.
2. You should submit all source code files with an extension “.v”.
3. You should submit all source code directly into the sakai system below. **Do not compress them into one folder.**

<https://sakai.sustech.edu.cn/portal/site/ebf68254-68c5-4cfe-9d42-b26758f854ee>


4. Lab exercises should be submitted before the deadline, typically one week after the lab session.
No late submission policy applies to lab exercises.

1 4-1 Multiplexer

In Lab 3 we tried to implement a 4-1 MUX using UDP. During the lecture we know how MUX can be implemented using primitive gates as shown in the next page. In this lab, we first implement the 4-1 MUX using both gate-level design. The Verilog code is given as follows:

mux4to1.v

```
1 module mux4to1(Y, D, A);  
2 output Y;  
3 input [1:0] A;  
4 input [3:0] D;
```



```

5 wire na0, na1;
6 wire y0, y1, y2, y3;
7
8 not n_0(na0, A[0]);
9 not n_1(na1, A[1]);
10 and and_0(y0, D[0], na1, na0);
11 and and_1(y1, D[1], na1, A[0]);
12 and and_2(y2, D[2], A[1], na0);
13 and and_3(y3, D[3], A[1], A[0]);
14 or or_0(Y, y0, y1, y2, y3);
15 endmodule

```

To test the code, we have the following testbench:

mux4to1.v

```

16 module mux4to1_tb;
17 reg [3:0] IN;
18 reg [1:0] S;
19 wire OUT;
20
21 mux4to1 mux(OUT, IN, S);
22 initial begin
23     IN[0]=1; IN[1]=1; IN[2]=1; IN[3]=0;
24     $display("IN0 = %b, IN1 = %b, IN2 = %b, IN3 = %b", IN[0], IN[1], IN[2], IN[3]);
25     $monitor("%3t: S1 = %b, S0 = %b, OUT = %b", $time, S[1], S[0], OUT);
26     #5 S[0]=0; S[1]=0;
27     #5 S[0]=1; S[1]=0;
28     #5 S[0]=0; S[1]=1;
29     #5 S[0]=1; S[1]=1;

```

```

30   #10 $finish;
31 end
32 endmodule

```

The above example shows how we can use gate-level modeling to implement a 4-1 MUX. It is also possible to do the same with behavioral modeling:

mux4to1.v

```

1 module mux4to1(Y, D, A);
2   output Y;
3   input [1:0] A;
4   input [3:0] D;
5   reg Y;
6
7   always @(A)
8     case(A)
9       0: Y <= D[0];
10      1: Y <= D[1];
11      2: Y <= D[2];
12      3: Y <= D[3];
13    endcase
14 endmodule

```

We can use the same testbench as shown above, or we can use behavioral modeling thinking and implement the following:

mux4to1.v

```

15 module mux4to1_tb;
16   reg [3:0] IN;
17   reg [1:0] S;
18   wire OUT;
19
20   mux4to1 mymux(OUT, IN, S);
21   initial begin
22     IN <= 4'b1010;
23     S <= 2'b00;
24     #5 $display("IN[3] = %b, IN[2] = %b, IN[1] = %b, IN[0] = %b", IN[3], IN[2], IN[1],
25               IN[0]);
26     $monitor("%3t: S[1] = %b, S[0] = %b, OUT = %b", $time, S[1], S[0], OUT);
27
28     #5 S <= 2'b01;
29     #5 S <= 2'b10;
30     #5 S <= 2'b11;
31     #10 $finish;

```

```

31 end
32 endmodule


```

Try them out and see if the results are same.

2 Exercise

2.1 Exercise 1

Implement a 1-4 demultiplexer shown as follows:



Implement the DEMUX in both gate-level design and behavioral modeling. The gate-level design module should follow the design below:

demuxgate.v

```

1 module demuxgate(Y, E, A, B);
2 // Module Code
3 endmodule

```

and save in file `demuxgate.v`. The behavioral modeling module should follow the design below:

demuxbehav.v

```

1 module demuxbehav(Y, E, A, B);
2 // Module Code
3 endmodule

```

and save in file `demuxbehav.v`.



Assignment

Save the source code in **demuxgate.v** and **demuxbehav.v**. Upload these files to Sakai under **Assignments → Lab Exercise 5**.

2.2 Exercise 2

Use the previous 4-1 multiplexer to implement a 8-1 multiplexer. The module should follow the design below:

mux8to1.v

```
1 module mux8to1(Y, A, D);  
2 // Module Code  
3 endmodule
```

and save in file **mux8to1.v**. Do remember to include the 4-1 MUX code in your source file. The input **A** is the three selection lines, and the input **D** is the eight data lines.



Assignment

Save the source code in **mux8to1.v**. Upload this file to Sakai under **Assignments → Lab Exercise 5**.



Assignment

When you finished Lab Exercise 5, there should be three .v files in the Sakai system: **demuxgate.v**, **demuxbehav.v**, and **mux8to1.v**.