

CS 207 Digital Logic - Spring 2020

Lab 6

James Yu

Mar. 25, 2020

Objective

1. Implement basic combinational logic circuits.

Lab Exercise Submission

1. You should name all source code as instructed. Mis-named files will not be recognized.
2. You should submit all source code files with an extension “.v”.
3. You should submit all source code directly into the sakai system below. **Do not compress them into one folder.**

<https://sakai.sustech.edu.cn/portal/site/ebf68254-68c5-4cfe-9d42-b26758f854ee>

4. Lab exercises should be submitted before the deadline, typically one week after the lab session.
No late submission policy applies to lab exercises.


1 2-4 Decoder

Implement a 2-4 decoder as follows:

Compared with gate-leveling modeling, behavioral modeling can be more expressive and easier to understand by human.

dec2to4.v

```
1 module dec2to4(Y, E, A, B);  
2 input E;  
3 input A, B;  
4 output [3:0] Y;
```



```

5 reg [3:0] Y;
6
7 always @(E or A or B)
8     if (E)
9         Y <= 4'b1111;
10    else begin
11        case({B, A})
12            0: Y <= 4'b1110;
13            1: Y <= 4'b1101;
14            2: Y <= 4'b1011;
15            3: Y <= 4'b0111;
16        endcase
17    end
18 endmodule

```

Or, we can have an even straight-forward Boolean logic function-based modeling:

dec2to4.v

```

1 module dec2to4(Y, E, A, B);
2 input E;
3 input A, B;
4 output [3:0] Y;
5
6 assign Y[0] = ~(~A & ~B & ~E);
7 assign Y[1] = ~(A & ~B & ~E);
8 assign Y[2] = ~(~A & B & ~E);
9 assign Y[3] = ~(A & B & ~E);
10 endmodule

```

To test the code, we have the following testbench:

dec2to4.v

```

15 module dec2to4_tb;
16 wire [3:0] IN;
17 reg A,B;

```

```

18 reg E;
19 dec2to4 dec(E, A, B, IN);
20
21 initial E=0;
22
23 initial begin
24     $monitor("IN0 = %b, IN1 = %b, IN2 = %b, IN3 = %b",IN[0],IN[1],IN[2],IN[3]);
25     $display("%3t: B = %b, A = %b, E = %b",$time,B,A,E);
26     #5 B=0; A=0;
27     #5 B=0; A=1;
28     #5 B=1; A=0;
29     #5 B=1; A=1;
30     #10 $finish;
31 end
32 endmodule

```

Try them out and see if the results are same.

2 Exercise

2.1 Exercise 1

Implement a 3-8 decoder 74LS138, whose truth table is as follows:

Input					Output							
E_1	$E'_2 + E'_3$	A_2	A_1	A_0	Y'_0	Y'_1	Y'_2	Y'_3	Y'_4	Y'_5	Y'_6	Y'_7
0	-	-	-	-	1	1	1	1	1	1	1	1
-	1	-	-	-	1	1	1	1	1	1	1	1
1	0	0	0	0	0	1	1	1	1	1	1	1
1	0	0	0	1	1	0	1	1	1	1	1	1
1	0	0	1	0	1	1	0	1	1	1	1	1
1	0	0	1	1	1	1	1	0	1	1	1	1
1	0	1	0	0	1	1	1	1	0	1	1	1
1	0	1	0	1	1	1	1	1	1	0	1	1
1	0	1	1	0	1	1	1	1	1	1	0	1
1	0	1	1	1	1	1	1	1	1	1	1	0

The module should follow the design below:

74LS138.v

```

1 module dec3to8(nY, E1, nE2, nE3, A);

```

```
2 // Module Code
3 endmodule
```

and save in file [74LS138.v](#).



Assignment

Save the source code in [74LS138.v](#). Upload this file to Sakai under **Assignments** → **Lab Exercise 6**.

2.2 Exercise 2

Implement a priority encoder 74LS148, whose truth table is as follows:

Input									Output				
E_I	I_0	I_1	I_2	I_3	I_4	I_5	I_6	I_7	Y_2	Y_1	Y_0	E_S	E_O
1	-	-	-	-	-	-	-	-	1	1	1	1	1
0	1	1	1	1	1	1	1	1	1	1	1	1	0
0	0	-	-	-	-	-	-	-	0	0	0	0	1
0	1	0	-	-	-	-	-	-	0	0	1	0	1
0	1	1	0	-	-	-	-	-	0	1	0	0	1
0	1	1	1	0	-	-	-	-	0	1	1	0	1
0	1	1	1	1	0	-	-	-	1	0	0	0	1
0	1	1	1	1	1	0	-	-	1	0	1	0	1
0	1	1	1	1	1	1	0	-	1	1	0	0	1
0	1	1	1	1	1	1	1	0	1	1	1	0	1

The module should follow the design below:

74LS148.v

```
1 module enc8to3(Y, ES, EO, EI, I);
2 // Module Code
3 endmodule
```

and save in file [74LS148.v](#).




Assignment

Save the source code in [74LS148.v](#). Upload this file to Sakai under **Assignments** → **Lab Exercise 6**.

2.3 Exercise 3

Implement the display logic of a numeric nixie tube, which shows numbers:



Starting from the top most bar, the tubes are labelled **a** to **f** clockwise (or F_0 to F_5). The tube in the middle is **g** or F_6 . When applied with low voltage (logic 0), the tube will light up. Therefore, the truth table of the logic is:

	0	1	2	3	4	5	6	7	8	9	Others
D_3	0	0	0	0	0	0	0	0	1	1	-
D_2	0	0	0	0	1	1	1	1	0	0	-
D_1	0	0	1	1	0	0	1	1	0	0	-
D_0	0	1	0	1	0	1	0	1	0	1	-
F_0	0	1	0	0	1	0	0	0	0	0	1
F_1	0	0	0	0	0	1	1	0	0	0	1
F_2	0	0	1	0	0	0	0	0	0	0	1
F_3	0	1	0	0	1	0	0	1	0	0	1
F_4	0	1	0	1	1	1	0	1	0	1	1
F_5	0	1	1	1	0	0	0	1	0	0	1
F_6	1	1	0	0	0	0	0	1	0	0	1

The module should follow the design below:

led.v

```

1 module led(F, D);
2 // Module Code
3 endmodule

```

and save in file **led.v**.



Assignment

Save the source code in **led.v**. Upload this file to Sakai under **Assignments** → **Lab Exercise 6**.



Assignment

When you finished Lab Exercise 6, there should be three .v files in the Sakai system: **74LS138.v**, **74LS148.v**, and **led.v**.