


# DIGITAL DESIGN



**Faculty Of Computers  
And Information  
Technology**

**Second Term  
2018 - 2019**

**Dr.Khaled Kh. Sharaf**



Chapter 4

**Discussion**

**Chapter 5**

### Question 1



Chapter 4

The  $D$  latch is constructed with four NAND gates and an inverter. Consider the following three other ways for obtaining a  $D$  latch. In each case, draw the logic diagram and verify the circuit operation.


- Use NOR gates for the  $SR$  latch part and AND gates for the other two. An inverter may be needed.
- Use NOR gates for all four gates. Inverters may be needed.
- Use four NAND gates only (without an inverter). This can be done by connecting the output of the upper gate

### Solution of Question 1



Chapter 4

- Use NOR gates for the  $SR$  latch part and AND gates for the other two. An inverter may be needed.






### Solution of Question 1



Chapter 4

- (b) Use NOR gates for all four gates. Inverters may be needed.




### Solution of Question 1



Chapter 4

- (c) Use four NAND gates only (without an inverter). This can be done by connecting the output of the upper gate



## Question 2



Chapter 4

A  $PN$  flip-flop has four operations: clear to 0, no change, complement, and set to 1, when inputs  $P$  and  $N$  are 00, 01, 10, and 11, respectively.

- Tabulate the characteristic table.
- Derive the characteristic equation.
- Tabulate the excitation table.
- Show how the  $PN$  flip-flop can be converted to a  $D$  flip-flop.

## Solution of Question 2

(a)	$P$	$N$	$Q(t+1)$
	0	0	0
	0	1	$Q(t)$
	1	0	$Q'(t)$
	1	1	1

(c)	$Q(t)$	$Q(t+1)$	$P$	$N$
	0	0	0	x
	0	1	1	x
	1	0	x	0
	1	1	x	1

(b)	$P$	$N$	$Q(t)$	$Q(t+1)$
	0	0	0	0
	0	0	1	0
	0	1	0	0
	0	1	1	1
	1	0	0	1
	1	0	1	0
	1	1	0	1
	1	1	1	1

$P \backslash NQ$	00	01	11	10
0	$m_0$	$m_1$	$m_3$ 1	$m_2$
1	$m_4$ 1	$m_5$	$m_7$ 1	$m_6$ 1

$Q$

$Q(t+1) = PQ' + NQ$



Chapter 4

Connect  $P$  and  $N$  together

$$Q(t+1) = PQ' + NQ$$

	$N$
$P$	1
$Q(t)$	1

### Question 3



Chapter 4

A sequential circuit has two  $JK$  flip-flops  $A$  and  $B$ , two inputs  $x$  and  $y$ , and one output  $z$ . The flip-flop input equations and circuit output equation are

$$\begin{aligned} J_A &= Bx + B'y' & K_A &= B'xy' \\ J_B &= A'x & K_B &= A + xy' \\ z &= Ax'y' + Bx'y' \end{aligned}$$

- Draw the logic diagram of the circuit.
- Tabulate the state table.
- Derive the state equations for  $A$  and  $B$ .

### Solution of Question 3



Chapter 4

$$\begin{aligned} \text{(a)} \quad J_A &= Bx + B'y' & J_B &= A'x & z &= Axy + Bx'y' \\ K_A &= B'xy' & K_B &= A + xy' \end{aligned}$$



### Solution of Question 3



Chapter 4

(b) Present State AB	Inputs xy	Next State AB	Output z	FF Inputs	
				$J_A K_A$	$J_B K_B$
00	00	10	0	10	00
00	01	00	0	00	00
00	10	11	0	11	11
00	11	01	0	00	10
01	00	01	1	00	00
01	01	01	0	00	00
01	10	10	0	10	11
01	11	11	0	10	10
10	00	10	0	10	01
10	01	10	0	00	01
10	10	00	0	11	01
10	11	10	1	00	01
11	00	10	1	00	01
11	01	10	0	00	01
11	10	10	0	10	01
11	11	10	1	10	01

### Solution of Question 3



Chapter 4

(c)

