

CS 207 Digital Logic - Spring 2020

Lab 9

James Yu

Apr. 15, 2020

Objective

1. Try synchronous sequential circuit design.

Lab Exercise Submission

1. You should name all source code as instructed. Mis-named files will not be recognized.
2. You should submit all source code files with an extension “.v”.
3. You should submit all source code directly into the sakai system below. **Do not compress them into one folder.**


<https://sakai.sustech.edu.cn/portal/site/ebf68254-68c5-4cfe-9d42-b26758f854ee>

4. Lab exercises should be submitted before the deadline, typically one week after the lab session.
No late submission policy applies to lab exercises.

1 Mealy and Moore model circuits

1.1 Mealy model

Implement a Mealy model circuit with input X and output Y with clock signal clk . The state diagram is as follows:



We output the internal state of this model as A and B :

mealy.v

```

1 module mealy(Y, A, B, X, clk);
2   output reg Y;
3   output reg A, B;
4   input X;
5   input clk;
6
7   always @(X or A or B)
8   case({A, B, X})
9     2, 4, 6: Y <= 1'd1;
10    default: Y <= 1'd0;
11  endcase
12
13  always @(posedge clk)
14  case({A, B, X})
15    0, 2, 4, 6: {A, B} <= 2'b00;
16    1: {A, B} <= 2'b01;
17    5, 7: {A, B} <= 2'b10;
18    3: {A, B} <= 2'b11;
19    default: {A, B} <= 2'b00;
20  endcase
21 endmodule

```

Here note that in mealy model, both the clock signal and the input X can drive the change of output Y . This module can be tested by the following testbench:

mealy.v

```

22 module mealy_tb;
23   reg CLK;
24   reg X;
25   wire y;

```


```

26 wire [1:0] Q;
27
28 initial begin
29     CLK <= 1'b0;
30     X <= 1'b0;
31 end
32
33 always @(CLK)
34 begin
35     #1 CLK<=!CLK;
36 end
37
38 mealy mealy1(y, Q[1], Q[0], X, CLK);
39
40 initial begin
41     $dumpfile("mealy.vcd");
42     $dumpvars(0, mealy_tb);
43 end
44
45 initial begin
46     $monitor("%3t: X = %b, y = %b, Q[1] = %b, Q[0] = %b", $time, X, y, Q[0], Q[1]);
47     #2 X <= 1'b0; //00
48     #2 X <= 1'b1; //01
49     #2 X <= 1'b1; //11
50     #2 X <= 1'b1; //10
51     #2 X <= 1'b0; //10
52     #2 X <= 1'b0; //00
53     #2 X <= 1'b1; //01
54     #2 X <= 1'b0; //00
55     #2 X <= 1'b1; //01
56     #2 X <= 1'b1; //11
57     #2 X <= 1'b0; //00
58     #2 $finish;
59 end
60 endmodule

```

1.2 Moore Model

Implement a Moore model circuit with input X and output Y with clock signal clk . The state diagram is as follows:



We output the internal state of this model as A and B :

moore.v

```

1 module moore(Y, A, B, X, clk);
2   output reg Y;
3   output reg A, B;
4   input X;
5   input clk;
6
7   always @(A or B)
8   case({A, B})
9     3: Y <= 1'd1;
10    default: Y <= 1'd0;
11  endcase
12  always @(posedge clk)
13  case({A, B, X})
14    0, 7: {A, B} <= 2'b00;
15    1, 2: {A, B} <= 2'b01;
16    3, 4: {A, B} <= 2'b10;
17    5, 6: {A, B} <= 2'b11;
18    default: {A, B} <= 2'b00;
19  endcase
20 endmodule

```

Here note that in moore model, only the clock signal can drive the change of output Y . This module can be tested by the following testbench:

moore.v

```

21 module moore_tb;
22   reg CLK;
23   reg X;

```

```


24 wire y;
25 wire [1:0] Q;
26
27 initial begin
28     CLK <= 1'b0;
29     X <= 1'b0;
30 end
31
32 always @(CLK)
33 begin
34     #1 CLK <= !CLK;
35 end
36
37 moore moore1(y, Q[1], Q[0], X, CLK);
38
39 initial begin
40     $dumpfile("moore.vcd");
41     $dumpvars(0, moore_tb);
42 end
43
44 initial begin
45     $monitor("%3t: X = %b, y = %b, Q[1] = %b, Q[0] = %b", $time, X, y, Q[0], Q[1]);
46     #2 X <= 1'b0;
47     #2 X <= 1'b1;
48     #2 X <= 1'b1;
49     #2 X <= 1'b1;
50     #2 X <= 1'b0;
51     #2 X <= 1'b0;
52     #2 X <= 1'b1;
53     #2 X <= 1'b0;
54     #2 X <= 1'b1;
55     #2 X <= 1'b1;
56     #2 X <= 1'b0;
57     #2 $finish;
58 end
59 endmodule

```

2 Exercise

2.1 Exercise 1

Implement the following sequential circuit:



The module should take a 2-bit input X to produce a 1-bit output Z . The internal state is labeled by a 2-bit Q . The module should follow the design below:

mealy.v

```

1 module mealy(Z, Q, X, clk);
2 // Module Code
3 endmodule

```

and save in file `mealy.v`.




Assignment

Save the source code in `mealy.v`. Upload this file to Sakai under **Assignments** → **Lab Exercise 9**.

2.2 Exercise 2

Implement the following sequential circuit:



The module should take a 2-bit input X to produce a 1-bit output Z . The internal state is labeled by a 2-bit Q . The module should follow the design below:

moore.v

```
1 module moore(Z, Q, X, clk);  
2 // Module Code  
3 endmodule
```

and save in file `moore.v`.



Assignment

Save the source code in `moore.v`. Upload this file to Sakai under **Assignments** → **Lab Exercise 9**.



Assignment

When you finished Lab Exercise 9, there should be two `.v` files in the Sakai system: `mealy.v` and `moore.v`.