

Assignment 3


11810417 田耕

2020 年 4 月 24 日


1 Q1

1.

(a), we use NOR gates for the SR latch part, we have:



We use 2 AND gates and an invert for the other, we have:



According to the circuit, we find its truth table is:

Present Next.

P_t Q_t Q_{t+1}

0 0 0


0 1 0

1 0 1

1 1 1

This truth table is the same as the one in class.
Hence we have verified the circuit operation. |

(b) we use NOR gates and inverters to generate the D latch, the circuit is based on the last one:



According to the circuit, we find its truth table is:


Present Next.

D_t	Q_t	Q_{t+1}
0	0	0
0	1	0
1	0	1
1	1	1

This truth table is the same as the one in class.
Hence we have verified the circuit operation.

2.

(c). We use four NAND gates to generate the D-latch
The circuit is based on the one in the class



According to the circuit, we find its truth table is:

Present		Next.
D_t	Q_t	Q_{t+1}
0	0	0
0	1	0
1	0	1
1	1	1

This truth table is the same as the one in class.
Hence we have verified the circuit operation.

3

2 Q2

2.

(a) According to the meaning of the question, we can get the characteristic table:

P	N	Q
0	0	0
0	1	0
1	0	0
1	1	1

(b). First, we have the truth table of P, N, Q_t, Q_{t+1}

P	N	Q_t	Q_{t+1}
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1

4

According to the truth table, we get the k-map.

		00	01	$\overline{N}Q$ 11	10
P	0	0	0	1	0
	1	1	0	1	1

we have $Q_{t+1} = P \cdot Q_t' + NQ_t$

c). According to the meaning of the question, we can get the excitation table:

Q_t	Q_{t+1}	P	N
0	0	0	x
0	1	1	x
1	0	x	0
1	1	x	1

5.

cd). According to (b), we know the characteristic equation of PN flip-flop is $Q_{t+1} = PQ'_t + NQ_t$

The truth table of D flip-flop:

D	Q_{t+1}
0	0
1	1

Hence the characteristic equation of D flip-flop is $Q_{t+1} = D$.

In order to convert PN flip-flop to D flip-flop, we let $P = N = D$.

$$\text{Then } Q_{t+1} = PQ'_t + NQ_t = DQ'_t + DQ_t = D(Q'_t + Q_t) = D.$$


In this case, PN flip-flop and D flip-flop have the same characteristic equation.

Hence PN flip-flop can be converted to a D flip-flop.

3 Q3

3.(a).

We know that $J_A = Bx + B'y'$, $K_A = B'x + y$, $J_B = A'x$, $K_B = A + xy$, and the logic diagram of the circuit has two JK flip-flop



7

(b). According to the logic diagram of the circuit, we find the state table :

X	y	A _t	B _t	A _{t+1}	B _{t+1}	Z	J _A	K _A	J _B	K _B
0	0	0	0	1	0	0	1	0	0	0
0	0	0	1	0	1	1	0	0	0	0
0	0	1	0	1	0	1	1	0	0	1
0	0	1	1	1	0	1	0	0	0	1
0	1	0	0	0	0	0	0	1	0	0
0	1	0	1	0	1	0	0	1	0	0
0	1	1	0	0	0	0	0	1	0	1
0	1	1	1	0	0	0	0	1	0	1
1	0	0	0	1	1	0	1	1	1	1
1	0	0	1	1	0	0	1	0	1	1
1	0	1	0	0	0	0	1	1	0	1
1	0	1	1	1	0	0	1	0	0	1
1	1	0	0	0	1	0	0	1	1	0
1	1	0	1	1	1	0	1	1	1	0
1	1	1	0	0	0	0	0	1	0	1
1	1	1	1	0	0	0	1	1	0	1

8

(c) A_{t+1}

	00	01	11	10
xy	0	0	1	1
00	0	0	0	0
01	0	0	0	0
11	0	1	0	0
10	1	1	1	0

$$\begin{aligned}
 A_{t+1} &= xA_tB_t + xy'B_t + x'y'A_t \\
 &\quad + y'A_tB_t \\
 &= A'Bx + B'xy + Ax'y + AB'y'
 \end{aligned}$$

	00	01	11	10
xy	0	1	0	0
00	0	1	0	0
01	0	1	0	0
11	1	1	0	0
10	1	0	0	0

$$\begin{aligned}
 B_{t+1} &= xA_tB_t + x'A_tB_t + yA_tB_t \\
 &= A'B'x + A'Bx' + A'By
 \end{aligned}$$

9


4 Q4

4.

According to the meaning of the question, we have the following truth table:

$X(\text{input})$	Q_t	Q_{t+1}	$Y(\text{output})$
0	0	0	0
0	1	1	1
1	0	1	1
1	1	1	0

We next use D flip-flop to generate the circuit:



10