


Logic Gates and Circuit

Digital system used in -

- communication
- Business transform transaction
- Traffic control
- Space guidance
- medical treatment
- Weather monitoring
- Internet
- Many commercial, industrial and scientific enterprises.



Block Diagram of Digital computer

Number system/Representation -

$$\sum_{i=0}^{n-1} d_i \cdot b^i$$

where, $m = \sum d_i \cdot b^i / \text{base}$

In CS, number system is a way of representing numerical values using a set of digits.

- Decimal to non-binary
Divide decimal no. with non-binary number & write remainder MSB to LSB.
- Non-binary to decimal
multiply each digit of no. with non-binary to the power b^n & add the result

Decimal ($n=10$)	Binary ($r=2$)	Octal ($n=8$)	Hexadecimal ($n=16$)	$n=11$	$n=13$
0	0	0	0	0	0
1	1	1	1	1	1
2	10	2	2	2	2
3	11	3	3	3	3
4	100	4	4	4	4
5	101	5	5	5	5
6	110	6	6	6	6
7	111	7	7	7	7
8	1000	10	8	8	8
9	1001	11	9	9	9
10	1010	12	A	A	A
11	1011	13	B	10	B
12	1100	14	C	11	C
13	1101	15	D	12	10
14	1110	16	E	13	11
15	1111	17	F	14	12

Binary Codes

Alphanumeric

ASCII

EBCDIC

Unicode

Number

weighted

→ 8421 code
(BCD code)

Non-weighted

→ excess-3

→ Gray code

BCD - Binary Coded Decimal: BCD is a system of writing numerals that assigns a four-digit binary code to each 0 through 9 in decimal(base 10) number.

$$33 \rightarrow (100001)_2 \rightarrow (00110011)_{BCD}$$

$$\begin{array}{r} \downarrow \\ 33 \\ \downarrow \quad \downarrow \\ 0011 \quad 0011 \\ \hline \downarrow \\ (110011)_{BCD} \end{array}$$

BCD represents each decimal digit with a 4-bit binary no.



$$78 \rightarrow \underbrace{(1001110)}_{\text{bit representation}}_2 \rightarrow$$

$$\begin{array}{r} \downarrow \quad \downarrow \\ 7 \quad 8 \\ \downarrow \quad \downarrow \\ 0111 \quad 1000 \\ \hline \end{array}$$

$$(1111000)_{BCD}$$

bit representation

- In BCD, upto 9 input value is valid. After 9 i.e. (1001) value is unused/invalid.

0	00	Valid Input  
1	01	
2	10	
3	11	
4	100	
5	101	
6	110	
7	111	
8	1000	
9	1001	
10	1010	
11	1011	
⋮		Unused/ Invalid Output

Addition in BCD -

$$\bullet 2+6 \rightarrow 0010$$

$$+ 0110$$

$$\hline (1000)_2 \text{ also}$$

(1000)_{BCD}

Valid in BCD as sum is smaller than 9.

$$\bullet 7+6 \rightarrow 0111$$

$$+ 0110$$

$(1101)_2 \rightarrow$ Valid in Binary

→ Invalid in BCD(X)
(Add 6 to make it valid in BCD)

$$\begin{array}{r} 1101 \\ + 0110 \\ \hline 10011 \end{array} \rightarrow (\underline{0001}, \underline{0011})_{BCD} \Rightarrow (10011)_{BCD}$$

$$9+8 \rightarrow 1001$$

$$\begin{array}{r} +1000 \\ \hline \end{array}$$

$(10001)_2 \rightarrow$ valid in binary

But for BCD add 6 (0110)

$$\begin{array}{r} 00010001 \\ +00000110 \\ \hline 00010111 \\ 1 \quad 7 \end{array}$$

$$9+8 = 17 = (10111)_{BCD}$$

Excess 3 - Excess-3 code also known as the ~~Stibitz~~ (XS-3 code) Stibitz code and a non-weighted code.

In Excess-3 each decimal digit is represented by adding 3 to actual decimal value then representing that value in binary.

Decimal $\xrightarrow{\text{Add}} 8-4-2-1 \text{ code (BCD)} \xrightarrow{\text{Add}} \text{Excess-3}$

0011

or

Decimal $\xrightarrow[\text{Add } 3]{\text{ }} 8-4-2-1 \text{ code} \rightarrow \text{Excess-3}$

5 9 2

0101 1001 0010 (BCD)

$$\begin{array}{r} + 0011 0011 0011 \\ \hline 1000 1000 0101 \end{array} \quad (\text{Excess-3})$$

8 12 5

$$\begin{array}{r} 403 \\ + 333 \\ \hline 736 \end{array}$$

0111 0011 0110 (Excess-3)

Addition in Excess-3:-

- $8+6$

$$\begin{array}{r} \downarrow 3 \\ 11 \end{array} \quad \begin{array}{r} \downarrow +3 \\ 9 \end{array}$$

$$1011 + 1001$$

$$\Rightarrow 1011$$

$$\begin{array}{r} 1001 \\ \hline 10100 \end{array}$$

→ Here, we get carry bit then add 3 to it

$$\Rightarrow 0001\ 0100$$

$$0011\ 0011$$

$$\hline 0100\ 0111$$

← 8+6 (In Excess-3)

$$\begin{array}{r} 4 \\ -3 \\ \hline 1 \end{array} \quad \begin{array}{r} 7 \\ 3 \\ \hline 4 \end{array}$$

→ To check if its correct, then minus 3

- $4+1$

$$\begin{array}{r} \downarrow 3 \\ 7 \end{array} \quad \begin{array}{r} \downarrow +3 \\ 4 \end{array}$$

$$0111 + 0100$$

$$\Rightarrow 0111$$

$$0100$$

$$\hline 11011$$

→ No carry bit then
Subtract 3 from it

$$\Rightarrow 1011$$

$$-0011$$

$$\hline 1000$$

← 4+1 (Excess-3)

$$8$$

$$-3$$

$$\hline 5$$

→ To check, if its correct, then subtract 3


$$\begin{array}{r}
 \bullet 5 + 2 \\
 \downarrow \quad \downarrow \\
 8 \quad 5 \\
 \end{array}
 \Rightarrow \begin{array}{r}
 1000 \\
 0101 \\
 \hline
 1001 \\
 -0011 \\
 \hline
 1010
 \end{array} \leftarrow 5+2 \text{ (Excess-3)}$$

$$\begin{array}{r}
 \downarrow \\
 10 \\
 -3 \\
 \hline
 7
 \end{array}$$

(Distance code or cyclic codes), a non-weighted code

Gray Code - Also known as reflected binary code.

It is a form of binary that uses a different method of incrementing from one number to the next.



\oplus	
0	0
1	0
0	1
0	1

Logic Gates -


It is a hardware use to design logic circuit.

A device that performs a boolean function, a logical operation performed on one or more binary inputs that produces a single binary output.

Act as a building block for digital circuit.

Gates - Building block of a digital system and an electronic circuit that always have only one output. These gates can have one input or more than one input.


① AND Gate -



$$n = A \cdot B$$

A	B	n
0	0	0
0	1	0
1	0	0
1	1	1

② OR Gate -



$$n = A + B$$

A	B	n
0	0	0
0	1	1
1	0	1
1	1	1


③ Not Gate -



$$n = \overline{A}$$

A	n
0	1
1	0


④ Buffer Gate -



$$n = A$$

A	n
0	0
1	1


⑤ NAND Gate -



$$n = (\overline{A} \cdot \overline{B})$$

A	B	n
0	0	1
0	1	1
1	0	1
1	1	0


⑥ NOR Gate -



$$n = (\overline{A+B})$$

A	B	n
0	0	1
1	0	0
0	1	0
1	1	0

⑦ Exclusive OR (X-OR) -




$$A \oplus B = \overline{AB} + A\overline{B}$$

A	B	n
0	0	0
0	1	1
1	0	1
1	1	0

⑧ Exclusive NOR - (XNOR)

$$\overline{A \oplus B} = AB + \overline{A}\overline{B} = A \odot B$$



A	B	n
0	0	1
0	1	0
1	0	0
1	1	1

Universal gates →

In Boolean Algebra, the NAND & NOR gates are called universal gates because any digital circuit can be implemented by using any one of these two i.e., any logic gate can be created using NAND or NOR gates only.

George Boole - 1854

Boolean Theorem / Law -

① Commutative Law

$$A \cdot B = B \cdot A$$

$$A + B = B + A$$

② Associative law

$$(A \cdot B) \cdot C = A \cdot (B \cdot C)$$

$$A + (B + C) = (A + B) + C$$

③ Distributed law

$$A(B+C) = AB + AC$$

④ AND Law

$$A \cdot 0 = 0$$

$$A \cdot 1 = A$$

$$A \cdot A = A$$

$$A \cdot \bar{A} = 0$$

⑤ OR Law

$$A + 0 = A$$

$$A + 1 = 1$$

$$A + A = A$$

$$A + \bar{A} = 1$$

⑥ Inversion

$$\bar{\bar{A}} = A$$

⑦ $A + BC = (A+B)(A+C)$

Demorgan's Law

$$① (\overline{A+B}) = \bar{A} \cdot \bar{B}$$

$$② (\overline{A \cdot B}) = \bar{A} + \bar{B}$$

$$A + AB = \bar{A}$$

$$A + (1+B) \rightarrow 1$$

$$\Rightarrow A + \cancel{1} A \cdot 1$$

$$\Rightarrow A$$

→ Simplification using Boolean Algebra

$$\text{Q. } AB + A(B+C) + B(B+C)$$

$$\Rightarrow AB + AB + AC + BB + BC \quad (\text{Distributed law})$$

$$\Rightarrow AB + AB + AC + BC \quad (BB = B) \rightarrow \text{Rule 4}$$

$$\Rightarrow AB + AC + BC \quad (AB + AB = AB) \rightarrow \text{Rule 5}$$

$$\Rightarrow \underline{AB + B} + AC + BC$$

$$\Rightarrow \underline{\cancel{A} + AC + BC}$$

$$\Rightarrow A + BC$$

$$\text{Q. } \overline{AB} + \overline{A} + AB$$

$$\Rightarrow \overline{AB} \cdot \overline{A} \cdot \overline{AB}$$

$$\Rightarrow AB \cdot A \cdot (\overline{A} + \overline{B})$$

$$\Rightarrow AB \cdot (A\overline{A} + A\overline{B})$$

$$\Rightarrow AB \cdot (0 + A\overline{B})$$

$$\Rightarrow AB \cdot A\overline{B}$$

$$\Rightarrow AA\overline{B}\overline{B}$$

$$\Rightarrow 0$$

~~$$\text{Q. } A + \overline{AB} + AB = A + B$$~~

$$\text{LHS} = A + \overline{AB} + AB$$

$$= A + AB + \overline{AB}$$

$$= B(A + \overline{A}) + \overline{AB}$$

$$= B \cdot 1 + A$$

$$= A + B$$

$$= \text{RHS}$$

$$\text{Q. } (A + \overline{B} + AB)(\overline{A}\overline{B}) = 0$$

$$\text{LHS} = (A + \overline{B} + AB)(\overline{A}\overline{B})$$

$$= A\overline{A}\overline{B} + \overline{A}\overline{B}\overline{B} + AB\overline{A}\overline{B}$$

$$= 0 \cdot B + A \cdot 0 + 0 \cdot A$$

$$= 0$$

$$= \text{RHS}$$

$$\text{Q. } A\overline{B} + \overline{A}B + AB + \overline{A}\overline{B}$$

$$\Rightarrow A\overline{B} + AB + \overline{A}B + \overline{A}\overline{B}$$

$$\Rightarrow A(\overline{B} + B) + \overline{A}(B + \overline{B})$$

$$\Rightarrow A \cdot 1 + \overline{A} \cdot 1$$

$$\Rightarrow A + \overline{A}$$

$$\Rightarrow 1$$

Circuit Designing Techniques (SOP, POS, K-map)

11

Standard forms of Boolean Expression-

All Boolean expressions can be converted into either of two standard forms -

- Sum of Products (SOP) / minterm { denoted by Σm_j }
- Product of Sum (POS) / Minterm { Denoted by ΠM_j }

SOP (Sum of Products) - [Minterm] This form is also called Disjunctive Canonical form (DCF).

When two or more product terms are summed by boolean addition. In a SOP, only single bar is drawn over only one variable.

$$\text{Ex} \rightarrow \bar{A}\bar{B}\bar{C} \rightarrow \text{Valid} \quad \overline{\bar{A}\bar{B}\bar{C}} \rightarrow \text{Invalid}$$

$$\text{SOP} \Rightarrow AB + ABC + A\bar{C}B + \bar{A}\bar{B}\bar{C} + \bar{A}$$

Standard SOP form-

An expression in which all the variables in the domain appear in each product term in the expression.

$$\text{Ex- } A\bar{B}CD + \bar{A}\bar{B}C\bar{D} + A\bar{B}\bar{C}D + ABCD$$

- Standard SOP expressions are important in
 - Constructing Truth Tables
 - The Karnaugh map Simplification method
 - For converting Boolean expression into standard SOP form, multiply each non-standard product term by sum of a missing variable and its complement {as $(A + \bar{A}) = 1$ } and there will be no effect with multiplication by 1.
- Ex- $A\bar{B}C + A\bar{B}\bar{C}D$
- $$A\bar{B}C \Rightarrow A\bar{B}C(D + \bar{D}) \Rightarrow [\underline{A\bar{B}CD} + \underline{A\bar{B}C\bar{D}}]$$
- $$A\bar{B}C + A\bar{B}\bar{C}D \Rightarrow [\underline{A\bar{B}CD} + \underline{A\bar{B}C\bar{D}}] + A\bar{B}\bar{C}D$$

POS (Product of sum) - [Maxterm] This format also called Conjunction Canonical Form (CCF)

When two or more sum terms are multiplied. In POS, single bar is drawn over only one variable.

Ex - $\bar{A} + \bar{B} + \bar{C} \rightarrow$ Valid $\bar{A} + B + C \rightarrow$ Invalid

$$\text{POS} \Rightarrow (\bar{A} + B)(A + \bar{B} + \bar{C})(\bar{A} + B + C)(A + \bar{C})$$

Standard POS Form-

An expression in which all the variables in the domain appear in each sum term in the expression.

Ex - $(\bar{A} + \bar{B} + C)(A + \bar{B} + \bar{C})(A + B + C)(\bar{A} + \bar{B} + \bar{C})$

- Standard POS expressions are important in
 - Constructing Truth Tables
 - K-map simplification
- For converting boolean expression into standard POS, add to each non-standard ~~product~~ ^{sum} term with multiplication of missing variable and its complement & as $A \cdot \bar{A} = 0$, hence ~~no effect by addition with 0~~

Ex - $(A + \bar{B} + C)(\bar{A} + \bar{B} + \bar{C} + D)$

$$A + \bar{B} + C \Rightarrow A + \bar{B} + C + D\bar{D}$$

$$\Rightarrow [(\bar{A} + \bar{B} + C + D)(A + \bar{B} + C + \bar{D})] \rightarrow \text{Apply rule } A + B\bar{C} = (A + B)(A + \bar{C})$$

$$(A + \bar{B} + C)(A + \bar{B} + \bar{C} + D) \Rightarrow [(\bar{A} + \bar{B} + C + D)(A + \bar{B} + C + \bar{D})] (A + \bar{B} + \bar{C} + D)$$

Conversion (SOP / POS) -

- Standard SOP to Standard POS

$$\text{SOP} = \bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C} + \bar{A}BC + A\bar{B}C + ABC$$

$$\rightarrow 000 + 010 + 011 + 101 + 111$$

~~→ left one~~ as we know that there must be 8 possible combination as ($2^3 = 8$) there are 3 terms, so missing terms are $\Rightarrow 001, 100$ and 110

$$\bar{A}\bar{B}\bar{C} \rightarrow (\bar{A}\bar{B}\bar{C}) \rightarrow \bar{A} + \bar{B} + \bar{C} \rightarrow (\bar{A} + B + \bar{C}) \Rightarrow (1 + 1 + 0)$$

$$\rightarrow POS = (A+B+C)(\bar{A}+B+C)(\bar{A}+\bar{B}+C)$$

- Standard POS to Standard SOP

$$POS = (A+B+\bar{C})(\bar{A}+B+C)(\bar{A}+\bar{B}+C)$$

$$\rightarrow (1+1+0)(0+1+1)(0+0+1)$$

→ missing combination :

$$(1+1+1) \downarrow (1+0+1) (1+0+0) (0+1+0) (0+0+0)$$

$$(A+B+C) \rightarrow (\bar{A}+\bar{B}+\bar{C}) \rightarrow \bar{A} \cdot \bar{B} \cdot \bar{C} \rightarrow (0.00)$$

Similarly,

$$\rightarrow SOP = \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}C + ABC$$

Truth Table -

- SOP = $\bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + ABC$

Inputs			Output	Product Term (Minterm)
A	B	C	n	
0	0	0	0	
0	0	1	1	$\bar{A}\bar{B}C$
0	1	0	0	
0	1	1	0	
1	0	0	1	$A\bar{B}\bar{C}$
1	0	1	0	
1	1	0	0	
1	1	1	1	ABC

- POS = $(A+B+C)(A+\bar{B}+C)(A+\bar{B}+\bar{C})(\bar{A}+B+C)(\bar{A}+B+\bar{C})(\bar{A}+\bar{B}+C)$

Inputs			Output	Sum Product Term (Maxterm)
A	B	C	n	
0	0	0	0	$(A+B+C)$
0	0	1	1	
0	1	0	0	$(A+\bar{B}+C)$
0	1	1	0	$(A+\bar{B}+\bar{C})$
1	0	0	1	
1	0	1	0	$(\bar{A}+B+\bar{C})$
1	1	0	0	$(\bar{A}+\bar{B}+C)$
1	1	1	1	

Determining Standard Expression From Truth Table -

I/P			O/P
A	B	C	n
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1

$$SOP(\text{four 1s}) \Rightarrow \bar{A}\bar{B}C + \bar{A}\bar{B}\bar{C} + A\bar{B}\bar{C} + ABC$$

$$011 \rightarrow \bar{A}\bar{B}C$$

$$100 \rightarrow \bar{A}\bar{B}\bar{C}$$

$$110 \rightarrow A\bar{B}\bar{C}$$

$$111 \rightarrow ABC$$

$$POS(\text{four 0s}) \Rightarrow (A+B+C)(A+B+\bar{C})(A+\bar{B}+C)(\bar{A}+B+\bar{C})$$

$$000 \rightarrow A+B+C$$

$$001 \rightarrow A+B+\bar{C}$$

$$010 \rightarrow A+\bar{B}+C$$

$$101 \rightarrow \bar{A}+B+\bar{C}$$

14

The Karnaugh Map (K-Map) - Also called Veitch Diagram (KV-map).

K-Map is an array of cells in which each cell represents a binary value of the input variables. It provides a systematic method for simplifying boolean expressions and if properly used, will produce the simplest SOP or POS expression possible, known as the minimum expression.

- 3 variable K-Map ($2^3 = 8$)

				$\bar{A}\bar{B}\bar{C}$	$\bar{A}\bar{B}C$	$A\bar{B}\bar{C}$	$A\bar{B}C$
				0	3	2	
				BC			
				00	01	11	10
0	$\bar{A}\bar{B}\bar{C}\bar{A}$	$\bar{A}\bar{B}C$	$A\bar{B}\bar{C}$	$A\bar{B}C$			
1	$A\bar{B}\bar{C}$	$A\bar{B}C$	$A\bar{B}\bar{C}$	$A\bar{B}C$			

- 4 variable K-Map ($2^4 = 16$)

				0	1	3	2	
				CD				
				AB	00	01	11	10
				00	$\bar{A}\bar{B}\bar{C}\bar{D}$	$\bar{A}\bar{B}\bar{C}D$	$\bar{A}\bar{B}CD$	$\bar{A}\bar{B}C\bar{D}$
0	00	$\bar{A}\bar{B}\bar{C}\bar{D}$	$\bar{A}\bar{B}\bar{C}D$	$\bar{A}\bar{B}CD$	$\bar{A}\bar{B}C\bar{D}$			
1	01	$\bar{A}B\bar{C}\bar{D}$	$\bar{A}B\bar{C}D$	$\bar{A}BCD$	$\bar{A}B,C\bar{D}$			
3	11	$AB\bar{C}\bar{D}$	$AB\bar{C}D$	$ABC\bar{D}$	$ABC,D\bar{D}$			
2	10	$A\bar{B}\bar{C}\bar{D}$	$A\bar{B}\bar{C}D$	$A\bar{B}CD$	$A\bar{B}C\bar{D}$			

- $SOP = \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + A\bar{B}\bar{C} + A\bar{B}C$

				000	001	110	100
				BC			
				00	01	11	10
				0	1	1	1
0				1			
1				1			

Grouping 1s \Rightarrow

- You can group adjacent cells containing 1s on the K-map.
- Goal is to maximize size of groups (i.e. no. of 1s) and to minimize number of groups (i.e. less pairing).
- In conclusion getting more 1s in less pairing.
- Pairing will be of even no. of cells.

SOP

		CD			
		00	01	11	10
Ex ① AB	00	1 1			
	01	1 1	1	1	
11					
10		1 1			
	AB				
	$\bar{A}\bar{B}$				
	$\bar{A}B$				
	$A\bar{B}D$				

minimum SOP expression

$$\Rightarrow \bar{A}\bar{C} + \bar{A}B + A\bar{B}D$$

No. of pairing = 3

$$② \bar{A}\bar{B}\bar{C}\bar{D} + \bar{A}\bar{B}\bar{C}D + \bar{A}\bar{B}\bar{C}\bar{D} + \bar{A}\bar{B}\bar{C}D + \bar{A}\bar{B}CD + \bar{A}\bar{B}\bar{C}\bar{D} + A\bar{B}\bar{C}D + A\bar{B}\bar{C}\bar{D}$$

		CD			
		00	01	11	10
AB	00	1			1
	01	1 1			1
11	1 1	1		1	
10	1		1 1		

No. of pairing = 3

minimum SOP expression

$$\Rightarrow A\bar{B}C + B\bar{C} + \bar{D}$$

$$③ \bar{B}\bar{C}\bar{D} + \bar{A}\bar{B}\bar{C}\bar{D} + A\bar{B}\bar{C}\bar{D} + \bar{A}\bar{B}\bar{C}D + A\bar{B}CD + \bar{A}\bar{B}\bar{C}\bar{D} + \bar{A}\bar{B}\bar{C}\bar{D} + ABC\bar{D} + A\bar{B}CD$$

$$\downarrow \bar{B}\bar{C}\bar{D}(A+\bar{A}) = A\bar{B}\bar{C}\bar{D} + \bar{A}\bar{B}\bar{C}\bar{D}$$

		CD			
		00	01	11	10
AB	00	1		1	1
	01	1			1
11	1			1	
10	1		1 1		

$$\Rightarrow \bar{D} + \bar{B}C$$

$$\textcircled{4} \quad A\bar{B}C + \bar{A}BC + \bar{A}\bar{B}C + \bar{A}\bar{B}\bar{C} + A\bar{B}\bar{C}$$

101 011 001 000 100

		AB	CD		
		00	01	11	10
A	B	0	1	1	1
		1	1	1	1

$$\Rightarrow A\bar{C} + \bar{B}$$

$$\textcircled{5} \quad Y = \sum_m(0, 1, 2, 5, 13, 15)$$

↓
minterm (SOP)

		CD	00	01	11	10	
		AB	00	0	4	12	8
A	B	00	1	5	13	9	
		01	3	7	15	11	

		CD	00	01	11	10	
		AB	00	1			
A	B	00	1	1	1	1	
		01					

$$\Rightarrow \bar{A}B\bar{C} + \bar{B}\bar{C}\bar{D} + BCD$$

$$\textcircled{6} \quad Y = \sum_m(1, 5, 7, 9, 11, 13, 15)$$

		CD	00	01	11	10	
		AB	00				
A	B	00	1	1	1	1	
		01					

$$\Rightarrow \bar{A}B + BD + BC$$

$$\textcircled{7} \quad Y = \sum_m(1, 3, 5, 9, 11, 13)$$

		CD	00	01	11	10	
		AB	00				
A	B	00	1	1	1	1	
		01	1	1	1	1	

$$\Rightarrow B\bar{B} + \bar{A}B$$

		CD	00	01	11	10	
		AB	00	1	1		
A	B	00	1	1			
		01					

$$\Rightarrow \bar{C}\bar{D} + \bar{B}D$$

Don't care conditions -

- Its symbol is 'x'.
- Use of don't care (x) in k-map is advantageous.
 - x → work as 1 for SOP
 - x → work as 0 for POS

①

AB \ CD	00	01	11	10
00				
01			1	
11	x	x	x	x
10	1	1	x	x

without "don't care"

$$y = A\bar{B}\bar{C} + \bar{A}BCD$$

with "don't care"

$$y = A + BCD$$

② $y = \sum m(1, 3, 7, 11, 15) + d(0, 2, 5)$

②

AB \ CD	00	01	110	10
00	x			
01	1	x		
11	1	1	1	1
10	x			

$$\Rightarrow B\bar{C} + A\bar{B}$$

③ $F(A, B, C) = \sum m(0, 2, 6) + d(A, B, C) = \sum (1, 3, 5)$

③

A \ BC	00	01	11	10
0	1 ₀	1 ₁	1 ₆	4
1	x ₁	x ₃	7	x ₅

$$\Rightarrow \bar{B} + \bar{A}C$$

③

A \ BC	00	01	11	10
00	1 ₀	x ₁	x ₃	1 ₂
01	4	x ₅	7	1 ₆

$$\Rightarrow \bar{A} + B\bar{C}$$

K-Map POS minimization

$$\textcircled{1} \quad (A+B+C)(A+\bar{B}+C)(\bar{A}+\bar{B}+C)(\bar{A}+B+\bar{C})$$

0 0 0 0 1 0 1 1 0 1 0 1

AB		0	1
C			
0	0	0	
0	1	0	
1	0	0	
1	1	0	

$$\Rightarrow (\bar{A}+B)(\bar{B}+C)(\bar{A}+B+\bar{C})$$

$$\textcircled{2} \quad (A+B+C)(A+B+\bar{C})(A+\bar{B}+C)(A+\bar{B}+\bar{C})(\bar{A}+\bar{B}+C)$$

0 0 0 0 0 1 0 1 0 0 1 1 1 1 0

AB		0	1
C			
0	0	0	0
0	1	0	0
1	0	0	
1	1		

$$\Rightarrow (\bar{B}+C)A$$

Note →

In SOP $\rightarrow A=1$ and $\bar{A}=0$

In POS $\rightarrow \bar{A}=1$ and $A=0$

Unit - 2

Combinational and Sequential Building Blocks


Digital logic circuit are basically categorized in two ways-

- Combinational Circuit
- Sequential circuit

Combinational circuit-

- A combinational circuit is a type of circuit in which output is only depended upon combination of inputs.
- No feedback is required for next output.
- No need of any memory.
- Logic gates are used as component.

Ex- Adder, Subtractor, decoder, mux, demux.




- Block diagram of combinational circuit.

Sequential circuit-


- It is a type of circuit in which output is depended upon present input as well as previous output.
- Feedback is required for next output.
- Need of memory for storing previous state/output.
- Logic gates + flip flop are used as component.

Ex- Registers, counters.



Half adder - (2-bit adder)

Half adder is a combinational circuit with two inputs and two outputs. It is basic building block for addition of two single bit numbers. Circuit has two output namely carry and sum.





Block Diagram


②

Inputs		Output	
A	B	S	Cout
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Truth Table




④



Logical diagram / Implementation of half adder / Circuit Diagram

Full adder - (3-bit adder)

We can add 3 single bit numbers and it resulted in two outputs.



A	B	Cin	S	C _o
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Kmap for:


		Sum	
		Cin	
		AB	
00		0	1
01		1	
11			1
10		1	

		Carry	
		C _{in}	
		AB	
00		0	1
01			1
11		1	1
10			1

Truth Table

$$\begin{aligned} & \bar{A}\bar{B}C_{in} + \bar{A}B\bar{C}_{in} + \\ & ABC + A\bar{B}\bar{C}_{in} \\ & \Downarrow \\ & A \oplus B \oplus C_{in} \end{aligned}$$

$$\begin{aligned} & AB + BC_{in} + AC_{in} \\ & \Downarrow \\ & AB + C_{in}(A \oplus B) \end{aligned}$$




Logical diagram

Half Subtractor -

Combinational circuit with two inputs and two outputs (i.e. Result/difference and borrow).



In subtraction, (A-B), A → Minuend and B → Subtrahend.




Block diagram

A	B	R	Bout
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

K-map for:
Difference




Truth Table



Logic Diagram



↳ Full Subtractor -

Combinational series with 3 inputs.



A	B	B _{in}	R	Bout
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1


Kmap for:



Truth Table

$$\begin{aligned} & \downarrow \\ & \bar{A}\bar{B}B_{in} + \bar{A}B\bar{B}_{in} + \\ & A\bar{B}\bar{B}_{in} + AB\bar{B}_{in} \\ & \downarrow \\ & A \oplus B \oplus B_{in} \end{aligned}$$

$$\begin{aligned} & \downarrow \\ & \bar{A}B + \bar{A}B_{in} + BB_{in} \\ & \downarrow \\ & \bar{A}B + B_{in}(A \oplus B) \end{aligned}$$




Logic Diagram

BCD Addition - (4-bit adder)


S ₃ S ₂ S ₁ S ₀				(C _N) Y
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	1
1	0	1	1	1
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1

If $S_3 + S_2 + S_1 + S_0 < 9$, then $y = 0$ (valid)
 $S_3 + S_2 + S_1 + S_0 \geq 9$, then $y = 1$ (Invalid)
and add 0110 if $C_N = 1$



$$\Rightarrow S_3 S_2 + S_3 S_1$$


$A_3 A_2 A_1 A_0 = 1^{st}$ NO. $B_3 B_2 B_1 B_0 = 2^{nd}$ NO.



Multiplexer - Multiplexer means many into one.

• Multiplexer also called Data selector, MUX.


• It has several data input line and a single output line.



• Block diagram

- $4 \times 1 \text{ MUX} \rightarrow \text{Input}=4, \text{Output}=1, \text{selection Line}=2 \quad \{2^2 \times 1\}$

① Block Diagram




② Truth Table

S_1	S_0	Y
0	0	D_0
0	1	D_1
1	0	D_2
1	1	D_3



③ Boolean Expression

$$Y = D_0 \bar{S}_1 \bar{S}_0 + \bar{S}_1 S_0 D_1 + \bar{S}_1 \bar{S}_0 D_2 + S_1 S_0 D_3$$

④ Logic Diagram




- Demultiplexer - It is a combinational logic circuit that performs the reverse operation of multiplexer.
- De-multiplexer means one to many.
 - It has one data input line and several output lines.



• 1 to 4 (1×4) Demultiplexer \rightarrow Input = 1, Selection line = 2, Output = 4

① Block diagram




② Truth Table

DI	S Inputs	Output
D	S_1, S_0	$Y_3 \quad Y_2 \quad Y_1 \quad Y_0$
0	0, 0	0 0 0 1
0	0, 1	0 0 1 0
1	1, 0	0 1 0 0
1	1, 1	1 0 0 0


③ Boolean Expression

$$Y_0 = D\bar{S}_1\bar{S}_0, \quad Y_1 = D\bar{S}_1S_0, \quad Y_2 = DS_1\bar{S}_0, \quad Y_3 = DS_1S_0$$

④ Logic Diagram




1) LOGIC Diagram

D₇ D₆ D₅ D₄ D₃ D₂ D₁ D₀ B₂₀

• Circuit Diagram.

Sequential Circuit -

Flipflop (Latch + Clock Pulse) - A sequential circuit that consists of single bit (0,1).

Latch using NOR -


Truth Table NOR

A	B	$\bar{A} + \bar{B}$
0	0	1
0	1	0
1	0	0
1	1	0

Case 1: S=0, R=1 \Rightarrow Q=0, $\bar{Q}=1$ Case 2: S=1, R=0 \Rightarrow Q=1, $\bar{Q}=0$ Case 3: S=1, R=1 \Rightarrow Q=0, $\bar{Q}=0$ \Rightarrow Not true/ Invalid input \Rightarrow circuit will not work ..

S	R	Q	\bar{Q}
0	0	Previous Result	
0	1	0	1
1	0	1	0
1	1	Invalid input	

Latch using NAND -



Truth Table NAND

A	B	$\bar{A} \cdot \bar{B}$
0	0	1
0	1	1
1	0	1
1	1	0

case1: $S=0, R=0 \Rightarrow Q=1, \bar{Q}=1 \Rightarrow$ Invalid input


case2: $S=0, R=1 \Rightarrow Q=1, \bar{Q}=0$

case3: $S=1, R=0 \Rightarrow Q=0, \bar{Q}=1$

case4: $S=1, R=1 \Rightarrow Q=Q_n, \bar{Q}=Q_{n+1}$ (Previous result)

S	R	Q	\bar{Q}
0	0	Invalid Input	
0	1	1	0
1	0	0	1
1	1	Previous result	

• SR-Flip Flop - Flip flop with two inputs, one is S and other is R.




CLK	S	R	Q	\bar{Q}
0	x	x	Previous state	
1	0	0	P. S.state	
1	0	1	0	1
1	1	0	1	0
1	1	1	Invalid	

$$S' = \overline{S \cdot \text{CLK}} = \overline{S} + \overline{\text{CLK}} = \overline{S}$$

$$R' = \overline{R \cdot \text{CLK}} = \overline{R} + \overline{\text{CLK}} = \overline{R}$$

Invalid state
when $Q = \bar{Q}$

• D-Flip-flop - Delay flip flop / Data flip flop



CLOCK	D	Q	\bar{Q}
0	X	Previous Result	
1	0	0	1
1	1	1	0

D flip flop eliminates the possibility of invalid states that can occur in an SR flip-flop.


CLK	S'	R'	Q	\bar{Q}
0	X	X	Previous R.	
1	0	1	0	1
1	1	0	1	0


• JK Flip-flop - Jack Kilby Flip-flop

- It has overcome the limitations of SR flip flop. (i.e. condition of invalid state)
- It has toggle capability, toggle means switch between two state or inverting the previous state.

Toggle condition - when both J and K are set at 1. $J=K=1$ and CLK is enabled(X).

Race around condition - If $J=K=1$ and $clk=1$ for a long period of time, then output will toggle as long as $clk=1$.





previous output {at CLK=0}

CLK	J	K	Q_{n+1}	\bar{Q}_{n+1}
0	x	x	Q_n	\bar{Q}_n
1	0	0	Q_n	\bar{Q}_n
1	0	1	0	1
1	1	0	1	0
1	1	1	\bar{Q}_n	Q_n

CLK	J	K	Q_{n+1}
1	0	0	$Q_n \rightarrow \text{Previous}$
1	0	1	0
1	1	0	1
1	1	1	\bar{Q}_n

Complement
of previous
state


Master slave flip-flop -

- It is used to eliminate the race around condition.
- It is constructed using two JK flip-flop.
- The first flip flop serves as 'master' and second one serve as 'slave'.


Note - For removing race around condition -

- use master slave JK flip flop
- make clock pulse < propagation delay

Propagation delay is amount of time it takes for a signal to travel from source to destination.



- T flip-flop - (Toggling Flip flop)



CLK	T	Q
0	X	Q_n
1	0	Q_n
1	1	Q̄_n

↓
Complement
of previous
output

Counter -

A sequential circuit, that is used to count the clock pulse. It is a special type of flip flop.

Types of counter -

(serial / non-synchronous)

- Asynchronous (Ripple) counter $\rightarrow [1] \rightarrow [2] \rightarrow [3]$
- Synchronous counter (Parallel) $\rightarrow [1] \rightarrow [2] \rightarrow [3]$

Asynchronous Counter

- In ripple counter flipflops are connected in that way so the output of first flipflop derives the clock of next flipflop.
- Flipflop are not clocked.
- Circuit is simple with more no. of stages.
- Speed is slow in asynchronous counter due to interstage propagation delay.

Synchronous Counter

- There is no connection between the first flipflop output and clock of the next output. The common clock input is connected to all.
- Flipflop are clocked.
- Circuit becomes complicated when the no. of stages increase.
- Speed is high.

→ 2 bit counter & mod 4 counter $\because 2^n \Rightarrow$ $n \rightarrow$ Flipflop
 $2^n \rightarrow$ Stages

[FF0]	[FF1]
0	0
0	1
1	0
1	1

} 4 stages



→ 4 bit counter → mod 16 counter { 16 stages } and { 4 flipflop }

[FF0]	[FF1]	[FF2]	[FF3]
0	0	0	0
0	0	1	0
0	0	1	1
0	0	0	0
0	0	0	1
0	1	1	0
0	1	1	1
0	1	0	0
0	1	0	1
1	0	1	0
1	0	0	0
1	0	0	1
1	1	0	0
1	1	1	0
1	1	1	1
1	1	0	0
1	1	0	1
1	1	1	1


} 16 stages

Memories

Memory Hierarchy - It is used when discussing performance issues.



Memory representation - No. of cells \times 1 cell capacity
No. of memory locations \times bits per location



Memory

word addressable

1 cell capacity = 1 word

Byte addressable

1 cell Capacity = 1 Byte


Main memory - used to store current running program and their data.

- RAM
- ROM

ROM - used for

- ① P.O.S.T Process (Power on self test) : CPU checks which devices are connected to it.
- ② Booting : A program run by CPU from ROM to make OS in running condition.

→ A program execution of which is responsible for booting is known as Bootstrap program.



Types of ROM -

- MROM (Masked ROM)
- PROM (Programmable ROM)
- EPROM (Erasable Programmable ROM)
- EEPROM (Electrically erasable programmable ROM)

RAM - (Read write memory, Temporary, Volatile)

- SRAM (Static RAM)
- DRAM (Dynamic RAM)

Static RAM


- Implemented using flip-flops.
- No refresh required.
- Faster Read/Write
- Used for Cache memory.
- Low idle power consumption.
- High operational power consumption.
- Uses 6 transistors per data bit.

Dynamic RAM

- Implemented using capacitors.
- Periodic refresh is required.
- Slow Read/Write.
- Used for main memory.
- High idle power consumption.
- Low operational power consumption.
- Uses 1 transistor per data bit.

Error Detection and correction -

Types of Error




In burst error two or more bits in data limit have changed from 0 to 1 or 1 to 0.

Detection Method -

- Parity check
- Cyclic Redundancy Check (CRC)
- Check Sum

Parity Check-

- used to detect errors but it can't be corrected.
- Single bit error detection.



- If total No. of 1's are odd then known as odd parity (101), and if no. of 1's are even then known as even parity (1100 or 1111)

Error Correction-

Error correction method is Hamming code.

Hamming code-

It is a combination of Data bit + Parity bit.

$$N = n+k$$

where, $N = \text{No. of bits in hamming code}$

$n = \text{No. of data bit}$

$k = \text{No. of parity bit}$

The required message bit are satisfied by the expression -

$$2^k \geq k+n+1$$

Range of n for various value of k are -

No. of Parity bits (k)	Range of data bits (n)
3	2-4
4	5-11
5	12-26
6	27-57
7	58-120

Q- Encode the data bit 1001 into seven bit even parity Hamming chart.

Soln- Data / message \rightarrow 1001

$$n=4$$

$$N=7$$

$$N=n+K$$

$$7=4+K$$

$$\boxed{K=3}$$

Parity position are $P_1, P_2, P_4 \in 2^n, n=0, 1, 2, \dots, 3$
 $\hookrightarrow 1, 2, 4, \dots, 3$

Position for Parity bit

Data positions $\rightarrow 3, 5, 6, 7$

	P_4	P_2	P_1				(100)	(010)	(001)
3 -	0	1	1	7	6	5	4	3	2
5 -	1	0	1						
6 -	1	1	0						
7 -	1	1	1	D_7	D_6	D_5	P_4	D_3	P_2

∴ Parity bit are determined as calculating the value of P_1, P_2, P_3 -

$$P_1 : (D_3, D_5, D_7) \Rightarrow P_1 : 1 \oplus 0 \oplus 1 \Rightarrow P_1 = 0$$

$$P_2 : (D_3, D_6, D_7) \Rightarrow P_2 : 1 \oplus 0 \oplus 1 \Rightarrow P_2 = 0$$

$$P_4 : (D_5, D_6, D_7) \Rightarrow P_4 : 0 \oplus 0 \oplus 1 \Rightarrow P_4 = 1$$

or

$$P_1 : D_3 \oplus D_5 \oplus D_7 \Rightarrow 1 \oplus 0 \oplus 1 \Rightarrow 0$$

$$P_2 : D_3 \oplus D_6 \oplus D_7 \Rightarrow 1 \oplus 0 \oplus 1 \Rightarrow 0$$

$$P_4 : D_5 \oplus D_6 \oplus D_7 \Rightarrow 0 \oplus 0 \oplus 1 \Rightarrow 1$$

Final Hamming chart -

1	0	0	1	0	0	0
D_7	D_6	D_5	P_4	D_3	P_2	P_1

→ Even parity hamming chart.

Q. 7-bit hamming code is received (1101100) check if it is correct or not. Find the correct code if even parity is used.

SOLN. $N=7$ (1101100)

$n=4$, $k=3$

1	1	0	1	1	0	0
D_7	D_6	D_5	D_4	D_3	P_2	P_1

$$C_1 : P_1 : D_3, D_5, D_7 = 0101 = 0$$

$$C_2 : P_2 : D_3, D_6, D_7 = 0111 = 1$$

$$C_3 : P_4 : D_3, D_6, D_2 = 1011 = 1$$

$$(D_1 \oplus D_5 \oplus D_6 \oplus D_7 = 1 \oplus 0 \oplus 1 \oplus 1 = 1)$$

$$\text{Error bit} = C_4 C_2 C_1 = 110 (6)$$

Therefore at 6th place there is an error bit (i.e. 6th bit is error bit) and it is corrected by complementing.

Therefore correct code is 0.

1	0	0	1	1	0	0
7	6	5	4	3	2	1

Correct Hamming Code $\rightarrow 1001100$

Message $\rightarrow 1001$


Internal Structure of ROM -

Internal structure of ROM have two basic components -

- Decoder
- OR gates


Ex - • 64×2 ROM

↳ 2:4 decoder and 2 OR gates



• 32×4 ROM

↳ 5:32 decoder and 4 OR gates



$$32 \times 4 = 128 \text{ fuses}$$


Unit - 4

Memory Organizations

Associative memory -

- A memory unit accessed by content is called associative memory or content addressable memory (CAM)
- It is accessed simultaneously and in parallel on basis of data content rather by specific address or location.
- When a word is written in it, no address is given.
- This Memory is capable of finding an empty unused location to store the word.
- When a word is to be "read" from an associative memory, the content of word or part of word is specified.
- Associative memory is more expensive; processing is very fast.

Hardware organization of associative memory -



En -	AR	101	111100	M
	KR	111	00000	unmasked
		masked		
	word 1	100	111100	0
	w2	101	000001	1
	w3	101	111100	1
	w4	110	001010	0
	w5	111	000111	0

Legend: 0 → No match
1 → Match

Argument Register - Contains words to be searched.


Key Register - specifies which part of the argument word needs to be compared with words in memory. If all bits in KR are 1's, the entire word should be compared otherwise, only the bits having 1's in their corresponding position are compared.

Associative memory Array - Contains word that are to be compared with the argument word in parallel.

Match Register - After the matching process the bits corresponding to matching words in match register are set to 1.

→ Reading is accomplished by sequential access in memory for those words whose match bits are set (or 1).


Cache Memory -



- Small sized fast memory.
- contains most frequently accessed data.
- Placed b/w CPU and main memory
- High-speed volatile memory.
- Located inside CPU chip or motherboard.
 - ↓
(Internal cache)
 $L_1 \text{ & } L_2$
 - ↓
(External cache L_3)

Working of cache-

- CPU initially looks in the cache for the data it needs.
- If data is there, it will retrieve it & process it.
- If data is not there, then CPU access main memory and then puts a copy of that data in cache before processing it.
- Next time if CPU need that data, it will directly retrieve from cache memory.



Cache Performance -

It is measured in terms of hit Ratio.

- Cache Hit - If required word is found in cache.
- $$\text{Hit ratio} = \frac{\text{Hits}}{\text{Hits + Miss}} = \frac{\text{No. of hits}}{\text{Total no. of CPU cycle}}$$
- $$\frac{\text{Cache Access Time}}{\text{Cache Hit Time}} = \frac{\text{Time required to access word from the cache.}}{(T_c)}$$
- Cache miss - If required word is not found in cache.
- $$\text{Miss ratio} = \frac{\text{Miss}}{\text{Hits + Miss}} = \frac{\text{No. of miss}}{\text{Total no. of CPU cycle}}$$
 or
miss ratio = $1 - \text{Hit ratio}$
- $$\frac{\text{Miss Penalty}}{\text{Cache miss time}} = \frac{\text{Time required to fetch the required block from main memory.}}{(T_m)}$$

$$\text{Miss Penalty} = \text{Cache access time} + \text{Main memory access time}$$

↑ Read

$$\text{Average Access Time} = \text{Hit ratio} \times \frac{\text{Cache access time}}{\text{time}} + (1 - \text{Hit ratio}) \times \frac{\text{Miss penalty}}{\text{time}}$$

miss ratio
↓
Cache AT +
Main memory AT



$$AAT = h \times T_c + (1-h) \times T_m$$

→ Write access time = $1 \times \max(\text{cache memory access time}, \text{main memory access time})$

(mapping)
or

Cache Mapping - It is a technique by which content of main memory brought into the cache memory.

It is transformation of data from main memory to cache memory.



CPU Address = 9 bits
Data = 12 bits

$2^{15} \times 12 = 2^{15}$ words
CPU address line = 15 bits
Data = 12 bits

Types of Mapping -

- Associative mapping
 - Direct mapping
 - Set-associative mapping
-]} uses octal representation
(3 bit \rightarrow 1 digit)

Associative mapping -


- Fastest & most flexible cache organization uses associative memory.
- In Associative mapping, caches are made up of associative memory. Associative memory is used to store both the address and content (data) of the memory word.
- It permits any location in cache to store any word from main memory i.e. it enables any word from the main memory at any place in cache memory (which does not happen in other memory).

CPU address (15-bits)
↓

Argument Register

Address (15-bits)	Data (12 bits)
01000	3450
02777	6710
02345	1234


↳ use replacement policy FIFO, if space is not available in cache.




Direct mapping -

- Associative memory are expensive compared to RAM (because of added matching register (logic) attached with each cell).
- For RAM, direct mapping can be used.
- It maps each block of main memory into only one possible cache line / specific line in the cache.


→ CPU address




→ CPU address or address space is divided into 2 parts



00000	1220
00777	2340
01000	3450
01777	4560
02000	5670
02777	6710



→ When miss occurs the hit ratio will be drop b/c old value is replaced by new value.



Set-Associative Mapping - (combines direct & associative mapping)

- Improved form of direct mapping, where drawbacks of direct mapping is removed.
- Drawback of direct mapping → Two words with the same index in their address but with different tag values can't reside in cache memory at the same time.

So, for removing this drawback, set-associative mapping came into consideration., In set-associative mapping →

- Each word of a cache can store two or more words under the same index address but of different tag, by creating set.
- The no. of tag-data items in one word is said to form a set.

Ex- Two-way set-associative mapping cache.

Index	Tag	Data	
		Tag	Data
00000	5123	000	3450
01000	3450		
02000	5555		
020			
77777	3621	777	

→ 12 bits → 19-bits → 6 bits → 12 bits → 6 bits → 12 bits →

→ Set size = 2

→ Each index address refers to two data words and their associated tag , Tag 6 bits & data 12 bits , word length = $2(6 + 12) = 36$ bits

Virtual memory -

Address Space -

An address used by the programmer will be called a virtual address and the set of such addresses is called address space. → logical address (does not exist physically)

Memory Space -

An address in the main memory is called physical address, the set of such allocations is called memory space.

Virtual Memory -

Virtual memory is a concept used in some large computer systems that permit the user to construct the program as though a large memory space ~~were~~ available. Each address that is referred by the CPU goes through an address mapping from so called virtual address to physical address in the main memory.

Virtual memory is used to give programmers the illusion that they have a very large memory even though the computer actually has a relatively small main memory.