
## Purple - devices we are **KEEPING**

• These are based on the minimum device list given to us

## Yellow - devices we are REMOVING

- The logic for removing these comes from research + follow-up notes at the end of the end of this doc by Uzeir, a sponsor.
  - Main logic:
    - Only using some devices in the low-power domain (LPD), so removing those



When using third party devices and not Xilinx provided ones, remove the Xilinx provided ones

\*A lot of these device names have different labels (ie dma-controller@<address> would be labeled fpd\_dma\_channel1 or something similar instead) in source files before they are compiled, and those were referenced as well in pursuit of matching the names of devices in the given minimum list to devices in the device tree made for the ZCU106 board

- · Cpus execute code
  - Idle\_states gives ability to sleep CPU for power saving
- Opp-table-cpu performance level info for power management and dynamic voltage and frequency scaling
- Zynqmp\_ipi zynqmp inter-processor interrupt; allows diff processors within the SoC to interrupt each other
  - mailbox@ff990400 used for communication between processors; able to use this instead of shared memory
- Dcc device configuration core; device initialization and configuration
  - ALREADY has status set to disabled
- Pmu platform management unit; facilitates isolation of power domains on ZCU106

Each power domain can be individually isolated. The platform management unit (PMU) on the LPD facilitates the isolation of each of the power domains. Additionally, the isolation can be turned on automatically when one of the power supplies of the corresponding power domain is accidentally powered down. Since each power domain can be individually isolated, functional isolation (an important aspect of safety and security applications) is possible. See This Figure.

- <a href="https://docs.amd.com/r/en-US/ug1085-zynq-ultrascale-trm/Power-Domains-and-lsalands">https://docs.amd.com/r/en-US/ug1085-zynq-ultrascale-trm/Power-Domains-and-lsalands</a>
- Psci power state coordination interface; defines a set of standaridzed power states a processor can enter
- Firmware
  - Zynqmp-firmware
    - Zynqmp-power; various things related to power management (saving power)
    - Nvmem\_firmware non-volatile memory firmware
      - Soc\_revision@0 keeps track of the version of this SoC (to indicate what version of software the kernel should use for this chip)
      - Efuse\_dna@c eFuse Device DNA; Device DNA is a unique identifier for the device and this keeps track of it

- Efuse\_user<multiple of these>@<also multiple addresses> these can be user-defined storage areas, apparently provide
  "secure and tamper-evident storage" according to chatGPT, used
  for storing cryptographic keys, unique IDs, etc.
- Efuse miscusr@40- same as with efuse usr
- Efuse\_chash@50 not sure, I assume it stands for cryptographic hash; will assume it performs similar to the above two efuses
- Going to assume all the below are somewhat related to the general efuse security concept and will be used on the board
  - Efuse\_pufmisc@54
  - o Efuse sec@58
  - Efuse\_spkid@5c
  - Efuse\_ppk0hash@a0
  - Efuse ppk1hash@d0
- Pcap- Programmable Logic Configuration Access (PCAP); helps configures the FPGA
- Zynqmp-aes Zynqmp- advanced encryption standard; the AES engine used for cryptographic operations like encryption and decryption
- Reset-controller controls resets of the zyngMP SoC
- Pinctrl manages configuration and control of GPIO pins for things like UART, SPI, I2C controllers, etc;
  - I2c0-default \*i2c0\_dev inter-integrated circuit 0- default; is a controller that manages communication between the processor (SoC?) and peripheral devices connected to the I2C bus (I2C is a communication protocol)
    - Mux- pin multiplexing; specifies which pins are associated with the I2C0 controller
    - Conf- responsible for additional pin settings like electrical and functional stuff
  - I2c0- gpio \*i2c0\_dev- i2c0 general purpose input/output; this uses GPIO pins to manually replicate the i2c protocol and is normally used when there is no dedicated i2c pins

- o mux -
- o Conf-
- i2c1-default \*ic21\_dev
  - Mux
  - o Conf
- I2c1-gpio same as before
- Uart0-default \*uart0\_dev (universal asynchronous receiver transmitter) allows for asynchronous communication between devices; UART port connects ZCU106 board to computer to be able to have a terminal that can control it
- uart1-default \*uart1\_dev
- usb0-default \*usb0\_dev
- gem3 \*gem3\_dev (Gigabit Ethernet MAC controllers -- ethernet connectivity)
- can1-default \*can1\_dev
- Sdhci1-default- allows communication w/ SD card and its variants
- Gpio-default default settings for the GPIO pins
- Sha384 cryptographic hash func; used to ensure data hasnt been altered
- Zyngmp-rsa zyngMP RSA- hardware accelerated RSA (encryption)
- Gpio- is the GPIO pin controller, so manages things like reading or writing pin values, etc \*gpio\_dev
- Clock-controller
- timer
- Edac- error detection and correction; used to detect and correct errors that occur during data transmission or storage
- Fpga full
- Axi- advanced extensible interface; used for high speed interconnects between components in SoC and FPGA-based designs
  - can@ff060000 -Controller Area Network; used to connect microcontrollers and devices without a host computer \*can0\_dev
  - can@ff070000 \*can1\_dev

- cci@fd6e0000- control clock interface; designed to control and manage clock signals within the chip \*cci\_dev-
  - pmu@9000
- dma-controller@fd500000- direct memory access; allows data transfer without having to access the CPU \*fpd\_dma\_chan1
- dma-controller@fd510000 \*fpd\_dma\_chan2
- dma-controller@fd520000 \*fpd\_dma\_chan3
- dma-controller@fd530000 \*fpd\_dma\_chan4
- dma-controller@fd540000 \*fpd\_dma\_chan5
- dma-controller@fd550000 \*fpd\_dma\_chan6
- dma-controller@fd560000 \*fpd\_dma\_chan7
- dma-controller@fd570000 \*fpd\_dma\_chan8
- interrupt-controller@f9010000 \*gic\_gic400\_dev
- o gpu@fd4b0000 \*gpu\_dev
- dma-controller@ffa80000 these dmas are in the LPD (low power domain)
- o dma-controller@ffa90000
- dma-controller@ffaa0000
- dma-controller@ffab0000
- dma-controller@ffac0000
- dma-controller@ffad0000
- dma-controller@ffae0000
- dma-controller@ffaf0000
  - LPD and FPD Programmable number of outstanding transfers, support for simple and scatter-gather mode, support for DMA units read-only and write-only DMA mode, descriptor prefetching, per channel flow control interface.
  - https://docs.amd.com/r/en-US/ug1085-zynq-ultrascale-trm/Functional-Unit s-and-Peripherals
- memory-controller@fd070000 (mc) ddrc\_dev
- o nand-controller@ff100000 (nand0)
- ethernet@ff0b0000 (gem0)- ethernet interfaces implemented using third party "IP cores" instead of Xilinix's "GEM IP Core"
- ethernet@ff0c0000 (gem1)
- ethernet@ff0d0000 (gem2)
- ethernet@ff0e0000 \*gem3\_dev
  - ethernet-phy@c
- o gpio@ff0a0000 \*gpio dev
- i2c@ff020000 \*i2c0\_dev
  - Contains a multitude of sub-devices, including more gpio, i2c's, etc
- i2c@ff030000 \*i2c1\_dev
  - Same as above
- memory-controller@ff960000 \*ocm\_dev
- perf-monitor@ffa00000 (perf\_monitor\_ocm) \*these are in the LPD so we get
   rid of them, see below pics
- perf-monitor@fd0b0000 (perf monitor ddr)

- perf-monitor@fd490000 (perf\_monitor\_cci) \*apm\_fpd\_dev \*This one and below are in the FPD (see pics below)
- perf-monitor@ffa10000 (perf monitor lpd)

Table: APM Units, except the DDR_APM has six slots corresponding to the six DDR memory controller ports.  Table: APM Units							
Unit Name	Number of Counters	Power Domain	Clock	Register Set	Location 💠		
DDR_APM	10	FPD	TOPSW_LSBUS_CLK	APM_DDR	Six AMD AXI port interface (XPI) data ports on the DDR memory controller.		
CCI_APM	8	FPD	TOPSW_LSBUS_CLK	APM_CCI_INTC	AXI channel from the CCI to the main switch.		
OCM_APM	8	LPD	LPD_LSBUS_CLK	APM_INTC_OCM	AXI channel from the OCM switch to the OCM memory.		
LPD_APM	8	LPD	LPD_LSBUS_CLK	APM_LPD_FPD	AXI channel from the LPD switch to the FPD main switch.		

APM CCI	INTC APM	0xFD49000 0	AXI Performance Monitor, Performance monitor
APM DDR	APMDE	OR OxFDOBOOO O	AXI Performance Monitor, Performance Monitor
APM INTC	OCM APM	0xFFA00000	AXI Performance Monitor, Performance Monitor
APM LPD	FPD APM	0xFFA10000	

- pcie@fd0e0000 (pcie)\* peripheral component interconnect express; like a bus but has individual lanes between PCIE root and component so theres no contention of the bus \*axipcie\_dev
- spi@ff0f0000- serial peripheral interface; synchronous serial communication
   \*qspi\_dev
- phy@fd400000- manages physical layer signaling? Deals with electric signals of underlying physical medium, associated with Ethernet, USB, and SATA typically \*serdes\_dev \*siou\_dev
- rtc@ffa60000- real time clock \*rtc\_dev
- ahci@fd0c0000 (sata)- manages communication between CPU and SATA storage devices like SSDs and HHDs
- mmc@ff160000 (sdhci0)- allows communication w/ multimedia card \*sd0\_dev
- mmc@ff170000 (sdhci1) \*sd1\_dev
- smmu@fd800000 (smmu)- system memory management unit; manages memory access and translation for peripheral devices \*smmu\_gpv\_dev
- spi@ff040000 (spi0) less good version of QPSI- assuming QSPI replaces this?
- spi@ff050000 (spi1)
- o timer@ff110000
- o timer@ff120000
- timer@ff130000
- timer@ff140000
- serial@ff000000- used for serial communication \*uart0\_dev
- serial@ff010000 \*uart1\_dev

- usb0@ff9d0000 \*usb0\_dev
  - usb@fe200000
- usb1@ff9e0000 (usb1)
  - usb@fe300000
- watchdog@fd4d0000- monitors operation of a system and triggers a reset if it fails to respond in a specific amount of time \*watchdog0\_dev
- watchdog@ff150000 (lpd\_watchdog)
- ams@ffa50000- analog management system; manages analog functions like power management, etc \*ams\_dev
  - ams ps@ffa50800
  - ams pl@ffa50c00
- dma-controller@fd4c0000 \*dpdma\_dev
- dp\_aud@fd4ac000 (zynqmp\_dpaud\_setting)- digital audio processing
- display@fd4a0000 (zynqmp\_dpsub)- manages any displays connected to the device \*dport\_dev
- Fclk1- fixed clock; doesn't require "dynamic clock scaling"
- Fclk2
- Fclk3
- Pass\_ref\_clk- clock for specific component on system, <u>same for all below</u>
- Video\_clk
- Pass\_alt\_ref\_clk
- Gt crx ref clk
- Aux ref clock
- dp\_aclk
- Gpio-keys- generally used to implement interrupts for buttons on a keyboard/keypad
  - o Sw19
- leds
  - Heartbeat-led
- Chosen- gives some configuration info to the OS, including things like which device to boot from, kernel CLI params, etc.
- ina all ina nodes seemed to be associated with i2c bus
- ref48M (ref48)- 48 MHz reference clock
- refhdmi (refhdmi)- HDMI reference signal
- Memory

## Follow-up notes from Uzeir clarifying some devices on the minimum device required list:

I have a few questions about finalizing the devices to be removed from the device. From the minimum devices list provided to us, there were a few devices that seemingly aren't in the device tree:

apm fpd dev: It seems like, based on this

https://xilinx-wiki.atlassian.net/wiki/spaces/A/pages/18842046/APM, that there should be something like apm@<address corresponding to DDR or CCI for the FPD> in the device tree, but there isn't. There is an entry for this in the file device-tree.mss in the Petalinux project, but that's it. Does the presence of perf monitor and the absence of the APM imply that the board design we're working on is missing the APM, so it replaces it with perf monitor for more generic performance monitoring, or does the entry in the .mss imply its present?

UK: APB is an acronym for AXI Performance Monitor so performance monitor nodes are the PS APMs. There are 4 of those. The driver is drivers/uio/uio\_xilinx\_apm.c. If you look at the memory map they correspond to PS APMs you are asking about: i.e.

APM\_CCI @0xFD49\_0000 is perf-monitor@0xFD49\_0000
APM\_DDR @0xFD0B\_0000 is perf-monitor@0xFD0B\_0000
APM\_OCM @0xFFA0\_0000 is perf-monitor@0xFFA0\_0000
APM\_LPD\_FPD @0xFFA1\_0000 is perf-monitor@0xFFA1\_0000

There are also PL based APMs which we aren't using in our hardware design since we aren't using FPGA.

crf\_apb\_dev, crl\_apb\_dev: assuming these are control, reset, and frequency for advanced peripheral bus and control, reset, and low-power management for APB. These also only appear in the device-tree.mss file. I couldn't really find any information on what these are/do besides this link: <a href="https://docs.xilinx.com/r/en-US/ug1085-zynq-ultrascale-trm/CRF-APB-Registers">https://docs.xilinx.com/r/en-US/ug1085-zynq-ultrascale-trm/CRF-APB-Registers</a>. APB appears as clk\_apb in the clock-name property for some nodes, but that is it. Not sure where/if/how this is already present in the device tree we have.

UK: I think most of these register are only used when psu\_init is performed or are used by the BSP drivers. I don't see any drivers in Linux that use them. They may be appearing in \*.mss because they are used by low level BSP drivers. I wouldn't worry about these. If you want to see how they are used in BSP grep for various registers or look into psu\_init files. Below link will show the registers supported by CRF/CRL APB modules. <a href="https://docs.xilinx.com/r/en-US/ug1087-zynq-ultrascale-registers/CRF">https://docs.xilinx.com/r/en-US/ug1087-zynq-ultrascale-registers/CRL\_APB-Module</a> <a href="https://docs.xilinx.com/r/en-US/ug1087-zynq-ultrascale-registers/CRL\_APB-Module">https://docs.xilinx.com/r/en-US/ug1087-zynq-ultrascale-registers/CRL\_APB-Module</a>

dport\_dev: there was no exact match for this one, but there are dp\_aud and display nodes; are these considered dport devices or is that a specific standalone device?

UK: This should be node display@0xfd4a0000

https://docs.xilinx.com/r/en-US/ug1087-zyng-ultrascale-registers/DISPLAY PORT-Module

pcie\_attrib/pcie\_high: neither of these appear directly in the directory where the .dts and other .dtsi are, but do appear in some qemu related directories. We have identified the axi pcie device, so I'm not sure if these are covered by that or not.

UK:

pcie\_attrib: memory region is accessed in the device driver under pcie node (pcie@fd0e0000)

pcie\_high: I don't see a node for this but it should be referring to the high memory region of zynqmp devices, 0x8\_0000\_0000

sd0/sd1: Just confirming that sdhci0 and sdhci1 correspond to these?

UK: Yes

smmu\_gpv\_dev and smmu\_reg\_dev: There is a smmu node in the tree, like the pcie devs above, but these two specific strings given to us only appear in the device-tree.mss as well. Pretty much the same question as for the others like this.

UK:

smmu\_gpv\_dev: It should be smmu@fd800000

smmu\_reg\_dev: Not in the current device tree but it should be pointing to

address location 0xFD5F\_0000

https://docs.xilinx.com/r/en-US/ug1087-zynq-ultrascale-registers/SMMU\_REG-Module