
# Lab1 Report

- Overall HLS development flow:
  - · Concept:

HLS design process maps an algorithm description (in C/C++) to an RTL (in Verilog/VHDL) implementation. That is to say, we can more focus on the top-level design(algorithm) than to consider the logic or circuit(architecture) behaviors.

### · Flow:


How can a high-level language code be analyzed and optimized such that it can be transformed into the RTL description?



- Behavioral description:
  - ✓ C or C++ or signal-flow graph, etc.
- Internal Representation:
  - ✓ Control-data-flow graph
- Operation scheduling:
  - ✓ Assigning operation to control steps
  - ✓ Timing arrangement
- Resource allocation and binding:
  - ✓ Specified operations to functional
- units.
- ✓ Assigning variables to registers
- Kernel development flow:
  - Once completing the C++ code implement, we need to "debug" the code. Hence, we need the testing code and run the C-simulation to verify the design.
  - 2. Next, we need to set up the directive and run the synthesis to guide the HLS optimization process. In this step we can see some metrics that show the usage of resources and the performance in estimation.
  - 3. To verifying the RTL implementation, we need to run Co-simulation step, which can tell us whether the RTL code been generated is functionally correct or not.

## Different Zynq PS-PL Interfaces:

PS stands for process system, which is the brain of the FPGA, whereas PL stands for programmable logic, which is the part that the logics and the interconnections are prefabricated. By setting different interface between PS and PL, we can get different level of the resource's usage and the performance.



## > Data type and interface synthesis support:

Argument Type Scalar Pointer or Reference Array Stream I/O I and O Interface Mode Return 0 I/O Input ap ctrl none ap\_ctrl\_hs D axis s axilite m axi ap\_none D D ap\_stable ap\_ack ap\_vld D ap\_ovld ap\_hs D D D ap\_memory bram D ap\_fifo ap\_bus Not Supported Supported D = Default Interface


Figure 41: Data Type and Interface Synthesis Support

- 1. Block-level protocol: ap\_ctrl\_none, ap\_ctrl\_hs, ap\_ctrl\_chain
- 2. AXI interface protocol: axis, s\_axilite, m\_axi
- 3. I/O No protocol: ap\_none, ap\_stable
- 4. Wire handshake protocol: ap\_ack, ap\_vld, ap\_ovld, ap\_hs
- 5. Memory interface protocol(RAM, FIFO): ap\_memroy, bram, ap\_fifo
- 6. Bus protocol: ap bus


### ➤ Lab1:

In lab1, we use pragma to set the input and output directives and follow the steps to complete the simulation and synthesis. After confirming the kernel function is correct, we can export the RTL to become an IP, which will be imported in the Vivado block design.


In this lab, I try to set the clock period to **5ns** and run the synthesis, end out occurring the **timing violation**. Hence, I set the clock period to **10ns**. I also try some different clock periods and find that the estimate resource usages are not the same.



Estimate performance and resource




HW interface




Waveform

From the waveform, we can see that the N32in1 port gets the value when it reads the address 0x10, and then store it in the register until the next read. Once N32in2 value is arrived, the output may start to compute. I observe that when the s\_axi\_control\_AWREADY is high, there are some read, writes happen. When the s\_axi\_control RREADY and s\_axi\_control\_RVALID is high, the value of the computed output will be written to the address 0x20, that is the reason why we need to read the answer by using the code regIP.read(0x20) to get the computed output value in the Jupyter-notebook.



Utilization



Result of the jupyter-notebook

**HLS** register definitions