RISC-V Architecture and Supercomputing

Thomson Kneeland, Tai-Yin Chong, and David Berstol

CISC - Complex Instruction Set Computer

- Predecessor of RISC
- Capable of multistep operations and addressing modes with single instructions
- Complete task with minimal code and rely on hardware
 - Minimizes compiler work with less assembly code
 - Build task directly into hardware
- Multiclock complex instructions
- High cycles per second
- Memory to memory "load" and "store" incorporated in instructions
- Intel x86 only chip that retains CISC architecture

RISC- Reduced Instruction Set Computer

- Developed in late 70's: IBM, Stanford, UC Berkeley
- RISC ISA allows the processor to average nearly 1 instruction per cycle.
 - Instruction Set Architecture is the interface between software and hardware
- ALU operations between registers only (load/store architecture)
 - o In CISC arithmetic, one operand could be in memory and another in a register
 - Large number of registers to minimize interaction with memory
- Pipelining allows for simultaneous execution of parts
- OS and app programmers can develop code easily
- MIPS is a reduced instruction set developed at Stanford in 1984
 - Lowers compiler to hardware level

RISC V CPU Architecture

- Entered the market in 2014
- Originally designed to support education and computer architecture research
- Allows for efficient implementation by avoiding "overachitecturing"
- Open source and available to public
- Potentially faster and more efficient than x86 and ARM, given good implementation
 - RISC-V Rocket core twice as energy efficient as ARM counterpart Cortex-A5
- Focuses on performance and power efficiency

Implementations of RISC V ISA

- Cloud computers
- Mobile phones
 - Samsung
- Embedded systems
- Supercomputers
- Storage devices
 - Western Digital
- GPUs
 - Nvidia



Migration to RISC V


- Lack of alternative RISC ISA
 - ARM bought out by Softbank, MIPS difficult to use due to intellectual property issues.
 - Low competitive RISC ISA to ARM and MIPS until RISC V
- The RISC V foundation allows companies to manage the instruction set as a team
 - Berkeley Architecture Research, Google, Samsung, NVidia, and many more
- Western Digital
 - Recently announced their processors transitioning over to RISC V

Base Integer Instructions: RV32I, RV64I, and RV128I RV Privileged Instructions											
Category Name Fmt RV32I Base			+RV{64,128}		Category Name		RV mnemonic				
Loads	Load Byte	I	LB	rd,rs1,imm		[0./120]		CSR Access	Atomic R/W		rd,csr,rs1
Lo	ad Halfword	I	LH	rd, rs1, imm				The second secon	Read & Set Bit	CSRRS	rd,csr,rs1
	Load Word	I	LW	rd,rs1,imm	L{D Q}	rd, rs1,	imm	Atomic F	Read & Clear Bit	CSRRC	rd,csr,rs1
Load Byte Unsigned		I	LBU	rd, rs1, imm	E (5,655)			At	tomic R/W Imm	CSRRWI	rd, csr, imm
Load H	alf Unsigned	I	LHU	rd, rs1, imm	L{W D}U	rd, rs1,	imm	Atomic Read	& Set Bit Imm	CSRRSI	rd, csr, imm
Stores	Store Byte	S	SB	rs1,rs2,imm				Atomic Read 8	& Clear Bit Imm	CSRRCI	rd,csr,imm
Sto	ore Halfword	S	SH	rs1, rs2, imm				Change Lev	el Env. Call	ECALL	
	Store Word	S	SW	rs1, rs2, imm	S{D Q}	rs1,rs2	,imm	Environm	ent Breakpoint	EBREAK	
Shifts	Shift Left	R	SLL	rd,rs1,rs2	SLL{W D}	rd,rs1,	rs2	Envi	ronment Return	ERET	
Shift Lef	t Immediate	I	SLLI	rd, rs1, shamt		rd,rs1,	shamt	Trap Redire	ct to Superviso	MRTS	
Shift Right		R	SRL	rd,rs1,rs2	SRL{W D}	rd, rs1,	The state of the state of	Redirect Trap to Hypervisor			
Shift Righ	t Immediate	I	SRLI	rd, rs1, shamt	SRLI{W D}	rd, rs1,	shamt	Hypervisor Tra	p to Supervisor	HRTS	
Shift Right Arithmetic		R	SRA	rd,rs1,rs2	SRA{W D}	rd, rs1,	rs2	Interrupt W	ait for Interrup	WFI	
Shift Right Arith Imm		I	SRAI	rd, rs1, shamt	SRAI{W D}	rd, rs1,			pervisor FENCE		.VM rs1
Arithmeti	c ADD	R	ADD	rd,rs1,rs2	ADD{W D}	rd,rs1,	rs2				
ADD Immediate SUBtract		I	ADDI	rd, rs1, imm	ADDI{W D}	rd, rs1,	imm				
		R	SUB	rd, rs1, rs2	SUB{W D}	rd, rs1,	rs2				
Load Upper Imm		U	LUI	rd,imm	Optional Compressed (16-bit) Instruction Extension: RVC					sion: RVC	
	r Imm to PC	U	AUIPC	contract and an arrangement of the contract of	Category	Name	Fmt		VC		/I equivalent
Logical	XOR	R	XOR	rd,rs1,rs2		oad Word	CL	C.LW rd'	rs1',imm		rs1',imm*4
XOI	R Immediate	I	XORI	rd, rs1, imm	Loa	d Word SP	CI	C.LWSP rd,	imm	LW rd,	sp,imm*4
	OR	R	OR	rd,rs1,rs2	Lo	ad Double	CL	C.LD rd'	rs1',imm	LD rd'	rs1',imm*8
OI	R Immediate	I	ORI	rd, rs1, imm	Load	Double SP	CI	C.LDSP rd,	imm	LD rd,	sp,imm*8
	AND	R	AND	rd,rs1,rs2	l	oad Quad	CL	C.LQ rd'	rs1',imm	LQ rd'	rs1',imm*16
ANI) Immediate	I	ANDI	rd,rs1,imm	Load	d Quad SP	CI	C.LQSP rd,	imm	LQ rd,	sp,imm*16

Sample RISC V program

```
Editor
                                                                   Simulator
1 ## program that finds value of (2+3)*4, enters in register t4
2 li t0, 2
3 li t1, 3
4 li t2, 4
5 add t3, t0, t1
6 mul t4, t2, t3
```

Output to register t4



The Processors




Esperanto Technologies

- Announced future plans to develop energy-efficient computing solutions for Aland Machine Learning applications
 - Based on RISC-V ISA
- Advantage of using RISC-V
 - Over four thousand full 64-bit cores on a single chip
 - Growing software base of operating systems, compilers and applications
 - Ability to deliver world class TeraFlop levels of computing
 - Increased software availability

Freedom E310

- Industry's first commercially available RISC-V SoC
- Released November 29th, 2016
- Developed by SiFive, startup in Silicon Valley
 - First company to produce a chip implementing RISC-V ISA






HiFive1


- Arduino-Compatible development kit
- RISC-V based
 - Features the Freedom E310
- Available for \$59
- Will allow a variety of designers and system architects to create their own products



U54-MC Coreplex IP

- World's first 64 bit quad-core RISC-V open source processor in Oct 17
- Created by SiFive
- Brings RISC-V into Linux processing
- Four U54 CPUs and a single E51 CPU; running at 1.5GHz each
- 100 prototypes available at \$100,000





Nvidia Falcon

- Nvidia GPUS have featured a proprietary microcontroller called "Falcon"
 - Fast Logic Controller
 - Protects hardware from misprogramming/malicious software
 - 32 bit address range
 - No caches until recent lcache
- Next generation microcontroller is being built on RISC-V
 - More capabilities include greater address width and configurable cache
 - Security support, software toolchains and more
 - Backward compatibility opens up to 3rd party programming
 - Can mix and match internally/externally developed cores
- NVidia will use RISC-V in many of its future products

NVidia compared pros and cons

Item	Requirement	ARM A53	ARM A9	ARM R5	RISC-V Rocket	NV RISC-V
Core perf	>2x falcon	Yes	Yes	Yes	Yes	Yes
Area (16ff)	<0.1mm^2	No	No	Yes	Yes	Yes
Security	Yes	TZ	TZ	No	Yes	Yes
TCM	Yes	Yes	No	Yes	No	Yes
L1 I/D \$	Yes	Yes	Yes	Yes	Yes	Yes
Addressing	64bit	Yes	No	No	Yes	Yes
Extensible ISA	Yes	No	No	No	Yes	Yes
Safety (ECC/Parity)	Yes	Yes	Yes	Yes	Yes	Yes
Functional Simulation model	Yes	Yes	No	No	No	Yes
						©

Supercomputers



Tsubame 3.01, Japan

Supercomputers and processor architecture

- Massively Parallel Processing (MPP)
 - Each processor has its own memory and operating system
 - All connected and run in parallel for unified system
 - Can all work on same task
- Early models designed by Cray Research in 1960's
- Computer cluster (local location)
- Distributed computing (BOINC, SETI, etc)
- Can utilize CPUs or a combination of CPUs and GPUS
- Boundaries include power consumption, cooling needs, memory address problems

Top Supercomputers 11/13/2017

	NAME	COUNTRY	RMAX PFLOP/S	POWER
1	Sunway TaihuLight	China	93.0	15.4
2	Tianhe-2 (Milkyway-2)	China	33.9	17.8
3	Piz Daint	Switzerland	19.6	2.27
4	Gyoukou	Japan	19.1	1.35
5	Titan	USA	17.6	8.2




Sunway Taihu Light

#1 Sunway TaihuLight

Massively Parallel Processor Array


Distributed memory accessed locally; each processor strictly encapsulated



- 40,960 SW26010 64-bit RISC Sunway processors
- Each chip has 256 cores, for a total of 10,649,600 CPU cores in system
- Runs on its own operating system based on Linux
- "Network on a chip" vs traditional cache hierarchy

National Research Center in Wuxi China

Chinese built 64-bit RISC processor, mystery architecture



#2 Tianhe-2 (TH-2)

- Previous fastest supercomputer, also Sunway, completed at end of 2013
 - 34 petaflop speed in Guangzhou
 - Team of 1,300 scientists and engineers to bring to fruition
 - o 3,120,000 cores
 - Chinese built 64-bit RISC processor, mystery architecture
 - CPU processor memory = 1.34 PiB Pebibytes
 - State sponsored
 - o 33,860 trillion calculations/second
 - Power consumption: 17,800 kW
 - Cost over \$385 million
 - Occupies 7,750 square ft



#5 Titan

- Oak Ridge Laboratories in Oak Ridge, Tennessee
 - Sponsored by DOE and NOAA
 - Built by American supercomputer manufacturer Cray
 - Benchmark Rating of 17.59 PetaFLOPS
 - Was #1 in 2012 until overtaken by Tianhe-2
 - Includes GPUs and CPUs
 - 18,688 AMD Opteron 16 core CPUs
 - 18,688 Nvidia Tesla GPUs
 - \$97 million to build
 - Scientific computing, climate models
 Cryptographic analysis



The future: IBM "Summit"

- In development at Oak Ridge and expected to be operational in 2018.
- Uses IBM Power9 CPU and NVIDIA Volta GPU
 - Volta: 100 Teraflops/s deep learning
 - 21 billion transistors
 - CUDA and Tensor Cores: optimized for Deep Learning/Al
 - Should top Titan's performance by 5-10X
 - >40 TeraFlops
 - Total system memory >10 PebiBytes
 - Will only require 4,600 processors vs Titan's 18,688



IBM "Sierra"

- Being built for Livermore for assessment of nuclear weapon science/calculations
- Also IBM built
- Uses IBM Power 9 processors and NVidia's Volta Graphics CPU
 - Will operate at 5-7X the present Sequoia supercomputer installed
 - o 125 PetaFlop/s peak
 - o 5 times more power efficient




Summary

- Overall, the industry is moving forward in terms of energy efficiency, size, and computing power
- Parallel Processing is the order of the day for complex calculations and modelling
- RISC and CISC technologies have actually been converging.
- RISC-V could usher in increased efficiency for the future; especially as it is available for public utilization
- RISC-V and open source paves the way for increased collaboration for research without being limited by patents and corporate control/licensing

Appendix: Loop: Sum of Fibonacci Numbers (MIPS)

```
la $a0, msg # output message to console
33
            li $v0, 4
34
            syscall
            li $v0. 5 #Read user input integer
            syscall
38
39
            move $t6, $v0 # store user input n
            sub $t5,$t6, 1 #subtract one for iteration
42 loop:
            bgt $t3, $t5, exit # loop up to user input number
            add $t2, $t0, $t1
                              # add previous two terms and store
            add $t4, $t4, $t2 # add new term to final sum
            move $t0. $t1
                                # store two terms for next iteration
            move $t1, $t2
            addi $t3, $t3, 1
                                # increment counter
            j 100p
50
51 exit:
            la $a0, msgl # output message to console
            li $v0. 4
54
            syscall
55
            move $a0, $t6 # output user input n to console
            li $v0, 1
            syscall
58
59
            la $a0, msg2 # output second part of message
            li $v0, 4
            syscall
63
            move $a0, $t4 # print final sum to console
            li $v0, 1
            syscall
```

Output



Register to Memory (MIPS)

```
#Tai-Yin Chong
 2 #CSIT 230
    #PROJECT
    #PROBLEM 3
            .data
 6 Num0: .word 3
            .word 4
    Num1:
            .asciiz "The sum of the two integers is: "
 9
            .text
            .globl main
10
11 main:
           la $s0, Num0
           la $sl, Numl
           la $a0, msg0
           li $v0, 4
            syscall
            lw $t0, 0($s0)
20
            lw $t1, 0($s1)
            add $a0, $t0, $t1
           li $v0, 1
23
            syscall
24
25
           li $v0, 10
26
            syscall
27
28
29
```