

September 1983 Revised February 1999

# MM74HC595 8-Bit Shift Registers with Output Latches

## **General Description**

The MM74HC595 high speed shift register utilizes advanced silicon-gate CMOS technology. This device possesses the high noise immunity and low power consumption of standard CMOS integrated circuits, as well as the ability to drive 15 LS-TTL loads.

This device contains an 8-bit Serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. The storage register has 8 3-STATE outputs. Separate clocks are provided for both the shift register and the storage register. The shift register has a direct-overriding clear, serial input, and serial output (standard) pins for cascading. Both the shift register and storage register use positive-edge triggered clocks. If both clocks are connected together, the shift register state will always be one clock pulse ahead of the storage register.

The 74HC logic family is speed, function, and pin-out compatible with the standard 74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to  $V_{CC}$  and ground.

#### **Features**

- Low quiescent current: 80 µA maximum (74HC Series)
- Low input current: 1 µA maximum
- 8-bit serial-in, parallel-out shift register with storage
- Wide operating voltage range: 2V-6V
- Cascadable
- Shift register has direct clear
- Guaranteed shift frequency: DC to 30 MHz


#### **Ordering Code:**

Order Number	Package Number	Package Description
MM74HC595M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
MM74HC595WM	M16B	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
MM74HC595SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HC595MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
MM74HC595N	N16E	16-Lead Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.


## **Connection Diagram**

## Pin Assignments for DIP, SOIC, SOP and TSSOP



## Truth Table

RCK	SCK	SCLR	G	Function
Χ	Х	Х	Ι	Q <sub>A</sub> thru Q <sub>H</sub> = 3-STATE
Х	Х	L	L	Shift Register cleared
				$Q_H = 0$
Х	1	Н	L	Shift Register clocked
				$Q_N = Q_{n-1}, Q_0 = SER$
1	Х	Н	L	Contents of Shift
				Register transferred
				to output latches



## Absolute Maximum Ratings(Note 1)

(Note 2)

Supply Voltage (V <sub>CC</sub> )	-0.5 to $+7.0$ V
DC Input Voltage (V <sub>IN</sub> )	$-1.5$ to $V_{CC} + 1.5V$
DC Output Voltage (V <sub>OUT</sub> )	$-0.5$ to $V_{CC}$ $+0.5V$
Clamp Diode Current (I <sub>IK</sub> , I <sub>OK</sub> )	±20 mA
DC Output Current, per pin (I <sub>OUT</sub> )	±35 mA
DC V <sub>CC</sub> or GND Current,	
per pin (I <sub>CC</sub> )	±70 mA
Storage Temperature Range (T <sub>STG</sub> )	-65°C to +150°C
Power Dissipation (P <sub>D</sub> )	
(Note 3)	600 mW
S.O. Package only	500 mW
Lead Temperature (T <sub>L</sub> )	
(Soldering 10 seconds)	260°C

# Recommended Operating Conditions

	Min	Max	Units
Supply Voltage (V <sub>CC</sub> )	2	6	V
DC Input or Output Voltage			
(V <sub>IN</sub> , V <sub>OUT</sub> )	0	$V_{CC}$	V
Operating Temperature Range (T <sub>A</sub> )	-40	+85	°C
Input Rise or Fall Times			
$(t_r, t_f) V_{CC} = 2.0V$		1000	ns
$V_{CC} = 4.5V$		500	ns
$V_{CC} = 6.0V$		400	ns
Note 1: Absolute Maximum Ratings are those	e values	beyond wh	ich dam-

age to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: Power Dissipation temperature derating — plastic "N" package: – 12 mW/°C from 65°C to 85°C.

## DC Electrical Characteristics (Note 4)

Symbol	Parameter	Conditions	V <sub>cc</sub>	T <sub>A</sub> = 25°C		$T_A = -40 \text{ to } 85^{\circ}\text{C}$ $T_A = -55 \text{ to } 125^{\circ}\text{C}$		Units
Symbol			*cc	Тур		Guaranteed L	Guaranteed Limits	
V <sub>IH</sub>	Minimum HIGH Level		2.0V		1.5	1.5	1.5	V
	Input Voltage		4.5V		3.15	3.15	3.15	V
			6.0V		4.2	4.2	4.2	V
V <sub>IL</sub>	Maximum LOW Level		2.0V		0.5	0.5	0.5	V
	Input Voltage		4.5V		1.35	1.35	1.35	V
			6.0V		1.8	1.8	1.8	V
V <sub>OH</sub>	Minimum HIGH Level	$V_{IN} = V_{IH}$ or $V_{IL}$						
	Output Voltage	$ I_{OUT}  \le 20 \ \mu A$	2.0V	2.0	1.9	1.9	1.9	V
			4.5V	4.5	4.4	4.4	4.4	V
			6.0V	6.0	5.9	5.9	5.9	V
	Q <sub>H</sub>	$V_{IN} = V_{IH}$ or $V_{IL}$						
		$ I_{OUT}  \le 4.0 \text{ mA}$	4.5V	4.2	3.98	3.84	3.7	V
		$ I_{OUT}  \le 5.2 \text{ mA}$	6.0V	5.2	5.48	5.34	5.2	V
	Q <sub>A</sub> thru Q <sub>H</sub>	$V_{IN} = V_{IH}$ or $V_{IL}$						
		$ I_{OUT}  \le 6.0 \text{ mA}$	4.5V	4.2	3.98	3.84	3.7	V
		$ I_{OUT}  \le 7.8 \text{ mA}$	6.0V	5.7	5.48	5.34	5.2	V
V <sub>OL</sub>	Maximum LOW Level	$V_{IN} = V_{IH}$ or $V_{IL}$						
	Output Voltage	$ I_{OUT}  \le 20 \ \mu A$	2.0V	0	0.1	0.1	0.1	V
			4.5V	0	0.1	0.1	0.1	V
			6.0V	0	0.1	0.1	0.1	V
	Q <sub>H</sub>	$V_{IN} = V_{IH}$ or $V_{IL}$						
		$ I_{OUT}  \le 4 \text{ mA}$	4.5V	0.2	0.26	0.33	0.4	V
		$ I_{OUT}  \le 5.2 \text{ mA}$	6.0V	0.2	0.26	0.33	0.4	V
	Q <sub>A</sub> thru Q <sub>H</sub>	$V_{IN} = V_{IH}$ or $V_{IL}$						
		$ I_{OUT}  \le 6.0 \text{ mA}$	4.5V	0.2	0.26	0.33	0.4	V
		$ I_{OUT}  \le 7.8 \text{ mA}$	6.0V	0.2	0.26	0.33	0.4	V
I <sub>IN</sub>	Maximum Input	$V_{IN} = V_{CC}$ or GND	6.0V		±0.1	±1.0	±1.0	μΑ
	Current							
l <sub>OZ</sub>	Maximum 3-STATE	V <sub>OUT</sub> = V <sub>CC</sub> or GND	6.0V		±0.5	±5.0	±10	μА
	Output Leakage	$\overline{G} = V_{IH}$						
I <sub>CC</sub>	Maximum Quiescent	V <sub>IN</sub> = V <sub>CC</sub> or GND	6.0V		8.0	80	160	μА
	Supply Current	$I_{OUT} = 0 \mu A$						
							i .	

Note 4: For a power supply of 5V ±10% the worst case output voltages (V<sub>OH</sub>, and V<sub>OL</sub>) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case V<sub>IH</sub> and V<sub>IL</sub> occur at V<sub>CC</sub> = 5.5V and 4.5V respectively. (The V<sub>IH</sub> value at 5.5V is 3.85V.) The worst case leakage current (I<sub>IN</sub>, I<sub>CC</sub>, and I<sub>OZ</sub>) occur for CMOS at the higher voltage and so the 6.0V values should be used.

## **AC Electrical Characteristics**

 $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ ,  $t_r = t_f = 6$  ns

Symbol	Parameter	Conditions	Тур	Guaranteed Limit	Units
f <sub>MAX</sub>	Maximum Operating		50	30	MHz
	Frequency of SCK				
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation	C <sub>L</sub> = 45 pF	12	20	ns
	Delay, SCK to QH'				
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation	C <sub>L</sub> = 45 pF	18	30	ns
	Delay, RCK to Q <sub>A</sub> thru Q <sub>H</sub>				
t <sub>PZH</sub> , t <sub>PZL</sub>	Maximum Output Enable	$R_L = 1 \text{ k}\Omega$			
	Time from $\overline{G}$ to $Q_A$ thru $Q_H$	$C_L = 45 pF$	17	28	ns
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Maximum Output Disable	$R_L = k\Omega$	15	25	ns
	Time from $\overline{G}$ to $Q_A$ thru $Q_H$	$C_L = 5 pF$			
t <sub>S</sub>	Minimum Setup Time			20	ns
	from SER to SCK				
t <sub>S</sub>	Minimum Setup Time			20	ns
	from SCLR to SCK				
t <sub>S</sub>	Minimum Setup Time			40	ns
	from SCK to RCK				
	(Note 5)				
t <sub>H</sub>	Minimum Hold Time			0	ns
	from SER to SCK				
t <sub>W</sub>	Minimum Pulse Width			16	ns
	of SCK or RCK				

Note 5: This setup time ensures the register will see stable data from the shift-register outputs. The clocks may be connected together in which case the storage register state will be one clock pulse behind the shift register.

### **AC Electrical Characteristics**


 $V_{CC} = 2.0 - 6.0 \text{V}, C_L = 50 \text{ pF}, t_r = t_f = 6 \text{ ns} \text{ (unless otherwise specified)}$ 


Symbol	Parameter	Conditions	V <sub>CC</sub>	$T_A = 25^{\circ}C$		$T_A = -40 \text{ to } 85^{\circ}\text{C}$	$T_A = -55 \text{ to } 125^{\circ}\text{C}$	Units
Cynnbon	i diameter			Тур	Guaranteed Limits			
f <sub>MAX</sub>	Maximum Operating	C <sub>L</sub> = 50 pF	2.0V	10	6	4.8	4.0	MHz
	Frequency		4.5V	45	30	24	20	MHz
			6.0V	50	35	28	24	MHz
$t_{PHL}$ , $t_{PLH}$	Maximum Propagation	C <sub>L</sub> = 50 pF	2.0V	58	210	265	315	ns
	Delay from SCK to Q <sub>H</sub>	C <sub>L</sub> = 150 pF	2.0V	83	294	367	441	ns
		C <sub>L</sub> = 50 pF	4.5V	14	42	53	63	ns
		C <sub>L</sub> = 150 pF	4.5V	17	58	74	88	ns
		C <sub>L</sub> = 50 pF	6.0V	10	36	45	54	ns
		C <sub>L</sub> = 150 pF	6.0V	14	50	63	76	ns
$t_{PHL}$ , $t_{PLH}$	Maximum Propagation	C <sub>L</sub> = 50 pF	2.0V	70	175	220	265	ns
	Delay from RCK to $Q_A$ thru $Q_H$	C <sub>L</sub> = 150 pF	2.0V	105	245	306	368	ns
		C <sub>L</sub> = 50 pF	4.5V	21	35	44	53	ns
		C <sub>L</sub> = 150 pF	4.5V	28	49	61	74	ns
		C <sub>L</sub> = 50 pF	6.0V	18	30	37	45	ns
		C <sub>L</sub> = 150 pF	6.0V	26	42	53	63	ns
$t_{PHL}, t_{PLH}$	Maximum Propagation		2.0V		175	221	261	ns
	Delay from SCLR to Q <sub>H</sub>		4.5V		35	44	52	ns
			6.0V		30	37	44	ns


## AC Electrical Characteristics (Continued)


Symbol	Parameter	Conditions	V <sub>CC</sub>	T <sub>A</sub> = 25°C		$T_A = -40 \text{ to } 85^{\circ}\text{C}$ $T_A = -55 \text{ to } 125^{\circ}\text{C}$		Units
Symbol			*CC	Тур		Guaranteed L	imits	Ullits
$t_{PZH},t_{PZL}$	Maximum Output Enable	$R_L = 1 k\Omega$						
	from G to QA thru QH	$C_L = 50 pF$	2.0V	75	175	220	265	ns
		C <sub>L</sub> = 150 pF	2.0V	100	245	306	368	ns
		$C_L = 50 pF$	4.5V	15	35	44	53	ns
		$C_L = 150 pF$	4.5V	20	49	61	74	ns
		$C_L = 50 \text{ pF}$	6.0V	13	30	37	45	ns
		$C_L = 150 pF$	6.0V	17	42	53	63	ns
$t_{PHZ},t_{PLZ}$		$R_L = 1 k\Omega$	2.0V	75	175	220	265	ns
	Time from $\overline{G}$ to $Q_A$ thru $Q_H$	$C_L = 50 pF$	4.5V	15	35	44	53	ns
			6.0V	13	30	37	45	ns
t <sub>S</sub>	Minimum Setup Time		2.0V		100	125	150	ns
	from SER to SCK		4.5V		20	25	30	ns
			6.0V		17	21	25	ns
t <sub>R</sub>	Minimum Removal Time		2.0V		50	63	75	ns
	from SCLR to SCK		4.5V		10	13	15	ns
			6.0V		9	11	13	ns
t <sub>S</sub>	Minimum Setup Time		2.0V		100	125	150	ns
	from SCK to RCK		4.5V		20	25	30	ns
			6.0V		17	21	26	ns
t <sub>H</sub>	Minimum Hold Time		2.0V		5	5	5	ns
	SER to SCK		4.5V		5	5	5	ns
			6.0V		5	5	5	ns
t <sub>W</sub>	Minimum Pulse Width		2.0V	30	80	100	120	ns
	of SCK or SCLR		4.5V	9	16	20	24	ns
			6.0V	8	14	18	22	ns
t <sub>r</sub> , t <sub>f</sub>	Maximum Input Rise and		2.0V		1000	1000	1000	ns
	Fall Time, Clock		4.5V		500	500	500	ns
			6.0V		400	400	400	ns
t <sub>THL</sub> , t <sub>TLH</sub>	Maximum Output		2.0V	25	60	75	90	ns
	Rise and Fall Time		4.5V	7	12	15	18	ns
	Q <sub>A</sub> -Q <sub>H</sub>		6.0V	6	10	13	15	ns
t <sub>THL</sub> , t <sub>TLH</sub>	Maximum Output		2.0V		75	95	110	ns
	Rise & Fall Time		4.5V		15	19	22	ns
	$Q_{H}$		6.0V		13	16	19	ns
C <sub>PD</sub>	Power Dissipation	$\overline{G} = V_{CC}$	1	90				pF
	Capacitance, Outputs	$\overline{G} = GND$		150				pF
	Enabled (Note 6)							
C <sub>IN</sub>	Maximum Input		1	5	10	10	10	pF
	Capacitance							'
C <sub>OUT</sub>	Maximum Output		+	15	20	20	20	pF
	Capacitance							


Note 6:  $C_{PD}$  determines the no load dynamic power consumption,  $P_D = C_{PD} \ V_{CC}^2 f + I_{CC} \ V_{CC}$ , and the no load dynamic current consumption,  $I_S = C_{PD} \ V_{CC} \ f + I_{CC}$ .











16-Lead Plastic Dual--Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N16E

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com