```
## This file is a general .xdc for the Basys3 rev B board
## To use it in a project:
## - uncomment the lines corresponding to used pins
## - rename the used ports (in each line, after get_ports) according to the top level signal names in the
project
## Clock signal
  set_property PACKAGE_PIN W5 [get_ports Clk]
     set_property IOSTANDARD LVCMOS33 [get_ports Clk]
     create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports Clk]
## Switches
set_property PACKAGE_PIN V17 [get_ports {Dividend_in[0]}]
     set_property IOSTANDARD LVCMOS33 [get_ports {Dividend_in[0]}]
set_property PACKAGE_PIN V16 [get_ports {Dividend_in[1]}]
     set_property IOSTANDARD LVCMOS33 [get_ports {Dividend_in[1]}]
set_property PACKAGE_PIN W16 [get_ports {Dividend_in[2]}]
     set_property IOSTANDARD LVCMOS33 [get_ports {Dividend_in[2]}]
set_property PACKAGE_PIN W17 [get_ports {Dividend_in[3]}]
     set_property IOSTANDARD LVCMOS33 [get_ports {Dividend_in[3]}]
set_property PACKAGE_PIN W15 [get_ports {Dividend_in[4]}]
     set_property IOSTANDARD LVCMOS33 [get_ports {Dividend_in[4]}]
set_property PACKAGE_PIN V15 [get_ports {Dividend_in[5]}]
     set_property IOSTANDARD LVCMOS33 [get_ports {Dividend_in[5]}]
set_property PACKAGE_PIN W13 [get_ports {Divisor[0]}]
     set_property IOSTANDARD LVCMOS33 [get_ports {Divisor[0]}]
set_property PACKAGE_PIN V2 [get_ports {Divisor[1]}]
     set_property IOSTANDARD LVCMOS33 [get_ports {Divisor[1]}]
set_property PACKAGE_PIN T3 [get_ports {Divisor[2]}]
     set_property IOSTANDARD LVCMOS33 [get_ports {Divisor[2]}]
set_property PACKAGE_PIN T1 [get_ports {St}]
     set_property IOSTANDARD LVCMOS33 [get_ports {St}]
set_property PACKAGE_PIN R2 [get_ports {rst}]
     set_property IOSTANDARD LVCMOS33 [get_ports {rst}]
## LEDs
set_property PACKAGE_PIN U16 [get_ports {Quotient[0]}]
     set_property IOSTANDARD LVCMOS33 [get_ports {Quotient[0]}]
set_property PACKAGE_PIN E19 [get_ports {Quotient[1]}]
     set_property IOSTANDARD LVCMOS33 [get_ports {Quotient[1]}]
set_property PACKAGE_PIN U19 [get_ports {Quotient[2]}]
     set_property IOSTANDARD LVCMOS33 [get_ports {Quotient[2]}]
#set_property PACKAGE_PIN V19 [get_ports {led[3]}]
     #set_property IOSTANDARD LVCMOS33 [get_ports {led[3]}]
set_property PACKAGE_PIN W18 [get_ports {Remainder[0]}]
     set property IOSTANDARD LVCMOS33 [get ports {Remainder[0]}]
set_property PACKAGE_PIN U15 [get_ports {Remainder[1]}]
```

set_property IOSTANDARD LVCMOS33 [get_ports {Remainder[1]}]
set_property PACKAGE_PIN U14 [get_ports {Remainder[2]}]
 set_property IOSTANDARD LVCMOS33 [get_ports {Remainder[2]}]
set_property PACKAGE_PIN P1 [get_ports {Overflow}]
 set_property IOSTANDARD LVCMOS33 [get_ports {Overflow}]
set_property PACKAGE_PIN L1 [get_ports {Done}]
 set_property IOSTANDARD LVCMOS33 [get_ports {Done}]