
Lab 7 State Diagram

Tuesday, November 29, 2016 7:01 PM

State Graph



SI: 6-bit dividend of 3 bit druisor are located Lif Overflow Condition B met (top 4 bits of dividend are > divisor), (is set to I and operation returns to So (step state) SZ: if Overflow from SI is not met, operation

S2: if Over Flow from S1 is not met, operation will left shift into S2, Now if C=1 subtraction can occur, after finishing C=0 and operation progress to S3,

S3: Same CS S2 (Continues ontil 3 shifts occur)

54'. Now either one last subtraction will occur

ond it will get sent to (Stop, So) or subtractions will not occur and it will still go to (Step, So).