# ECEN 749 Lab 6 Report

Tong Lu UIN 621007982

November 02, 2018



### Introduction

## **Procedure**

- 1. Following the lab manual and built the IR receiver circuit. Measure the output signal using oscilloscope and demonstrate to TA.
- 2. Based on the procedure from lab3 and lab4, build the i\_demod (See Appendix) module and ZYBO processor system.
- 3. Generate bitstream, export the hardware including bitstream.
- 4. Launch SDK, write a simple C program (See Appendix) based on the helloworld example project to display register printer out on UART port.
- 5. Connect the IR\_receiver circuit to ZYBO board, program FPGA, point the TV remote to the IR receiver, watch the printout using picocom.
- 6. Demonstrate the result to TA.

### Result

All the programs was finished and demonstrated to TA. The programs are working well and meet all the requirement on lab manual.

## Conclusion

In this lab, I built a simple IR signal demodulation system based on OpAmp circuit and ZYBO FPGA system. Now I have a deeper understanding about FSM and verilog programming. This success of this lab will help me a lot in the following two labs.

## **Answer to Questions**

(a) What are the hexadecimal control codes for the following buttons: volume up/down, channel up/down, stop/play, 1, 2, 3, and 4? Tabulate your results.

Button	ControlCode
volumeup/down	0x490/0xc90
channelup/down	0x090/0x890
stop/play	0x7b0/0xfb0
1, 2, 3, 4	0x010, 0x810, 0x410, 0xc10

- (b) When a button is pressed on the remote, multiple copies of the same command message are sent. Approximately how many of the same command message are transmitted after each press of a button? Provide some intuition as to why multiple messages are sent. Approximately five same messages are transmitted after each press of a button. If the button is held, then more messages will be transmitted. This is because the command messages can contain noises, so sending muitiple messages can ensure at least one or two correct message is transmitted.
- (c) What modifications would you make to your code to provide an internal signal that goes high when a new message comes in? You do not have to synthesize this modification, but please provide the Verilog code that would do this. Hint: you can use the message count register. If this signal was made available to the processor, what might this signal be used for?

```
always @(msg_cnt) begin // check when the value of message counter changed
prev_msg <= slv_reg0; // record the previous message
if (prev_msg == slv_reg0) begin // if this is the same message
slv_reg2 <= 0; // register 2 goes low
end
else begin // if this is a new message coming in
slv_reg2 <= 1; // register 2 goes high
end
end</pre>
```

This signal can be used for interrupt.

## **Appendix**

```
`timescale 1 ns / 1 ps
     module ir_demod_v2_0 #
          // Users to add parameters here
          // User parameters ends
          // Do not modify the parameters beyond this line
11
          // Parameters of Axi Slave Bus Interface S00_AXI
          parameter integer C_S00_AXI_DATA_WIDTH = 32,
          parameter integer C_S00_AXI_ADDR_WIDTH = 4
15
16
          // Users to add ports here
17
          input wire IR_signal,
18
          // User ports ends
          // Do not modify the ports beyond this line
20
21
22
          // Ports of Axi Slave Bus Interface S00_AXI
23
          input wire s00_axi_aclk,
24
          input wire s00_axi_aresetn,
25
          input wire [C_S00_AXI_ADDR_WIDTH-1 : 0] s00_axi_awaddr,
          input wire [2 : 0] s00_axi_awprot,
          input wire s00_axi_awvalid,
          output wire s00_axi_awready,
29
          input wire [C_S00_AXI_DATA_WIDTH-1 : 0] s00_axi_wdata,
30
          input wire [(C_S00_AXI_DATA_WIDTH/8)-1 : 0] s00_axi_wstrb,
31
          input wire s00_axi_wvalid,
32
          output wire s00_axi_wready,
33
          output wire [1:0] s00_axi_bresp,
34
          output wire s00_axi_bvalid,
35
          input wire s00_axi_bready,
36
          input wire [C_S00_AXI_ADDR_WIDTH-1 : 0] s00_axi_araddr,
37
          input wire [2 : 0] s00_axi_arprot,
38
39
          input wire s00_axi_arvalid,
          output wire s00_axi_arready,
          output wire [C_S00_AXI_DATA_WIDTH-1 : 0] s00_axi_rdata,
          output wire [1 : 0] s00_axi_rresp,
42
          output wire s00_axi_rvalid,
43
          input wire s00_axi_rready
44
45
  // Instantiation of Axi Bus Interface S00_AXI
      ir_demod_v2_0_S00_AXI # (
          .C_S_AXI_DATA_WIDTH(C_S00_AXI_DATA_WIDTH),
48
          .C_S_AXI_ADDR_WIDTH(C_S00_AXI_ADDR_WIDTH)
49
      ) ir_demod_v2_0_S00_AXI_inst (
50
          .IR_signal(IR_signal),
51
          .S_AXI_ACLK(s00_axi_aclk),
          .S_AXI_ARESETN(s00_axi_aresetn),
          .S_AXI_AWADDR(s00_axi_awaddr),
          .S_AXI_AWPROT(s00_axi_awprot),
          .S_AXI_AWVALID(s00_axi_awvalid),
```

```
.S AXI AWREADY(s00 axi awready),
          .S_AXI_WDATA(s00_axi_wdata),
58
          .S_AXI_WSTRB(s00_axi_wstrb),
59
          .S_AXI_WVALID(s00_axi_wvalid),
60
          .S_AXI_WREADY(s00_axi_wready),
          .S_AXI_BRESP(s00_axi_bresp),
          .S_AXI_BVALID(s00_axi_bvalid),
          .S_AXI_BREADY(s00_axi_bready),
          .S_AXI_ARADDR(s00_axi_araddr),
65
          .S_AXI_ARPROT(s00_axi_arprot),
          .S_AXI_ARVALID(s00_axi_arvalid),
          .S_AXI_ARREADY(s00_axi_arready),
          .S_AXI_RDATA(s00_axi_rdata),
          .S_AXI_RRESP(s00_axi_rresp),
70
          .S_AXI_RVALID(s00_axi_rvalid),
71
          .S_AXI_RREADY(s00_axi_rready)
72
      );
73
74
      // Add user logic here
76
      // User logic ends
77
78
      endmodule
```

#### src/ir\_demod\_v2\_0.v

```
`timescale 1 ns / 1 ps
      module ir_demod_v2_0_S00_AXI #
          // Users to add parameters here
          // User parameters ends
          // Do not modify the parameters beyond this line
11
          // Width of S_AXI data bus
          parameter integer C_S_AXI_DATA_WIDTH
                                                    = 32,
12
          // Width of S_AXI address bus
13
          parameter integer C_S_AXI_ADDR_WIDTH
14
                                                    = 4
15
          // Users to add ports here
17
          input wire IR_signal,
18
          /*output reg [C_S_AXI_DATA_WIDTH-1:0] slv_reg0,
19
          output reg [C_S_AXI_DATA_WIDTH-1:0] slv_reg1,
20
          output reg [C_S_AXI_DATA_WIDTH-1:0] slv_reg2,
21
          output reg [C_S_AXI_DATA_WIDTH-1:0] slv_reg3,
22
23
24
          // User ports ends
          // Do not modify the ports beyond this line
25
26
          // Global Clock Signal
27
          input wire S_AXI_ACLK,
28
          // Global Reset Signal. This Signal is Active LOW
29
          input wire S_AXI_ARESETN,
30
          // Write address (issued by master, acceped by Slave)
31
          input wire [C_S_AXI_ADDR_WIDTH-1 : 0] S_AXI_AWADDR,
32
          // Write channel Protection type. This signal indicates the
```

```
// privilege and security level of the transaction, and whether
              // the transaction is a data access or an instruction access.
35
          input wire [2 : 0] S_AXI_AWPROT,
36
          // Write address valid. This signal indicates that the master signaling
37
              // valid write address and control information.
38
          input wire S_AXI_AWVALID,
          // Write address ready. This signal indicates that the slave is ready
40
              // to accept an address and associated control signals.
41
          output wire S_AXI_AWREADY,
42
          // Write data (issued by master, acceped by Slave)
43
          input wire [C_S_AXI_DATA_WIDTH-1 : 0] S_AXI_WDATA,
44
          // Write strobes. This signal indicates which byte lanes hold
45
              // valid data. There is one write strobe bit for each eight
46
              // bits of the write data bus.
47
          input wire [(C_S_AXI_DATA_WIDTH/8)-1: 0] S_AXI_WSTRB,
48
          // Write valid. This signal indicates that valid write
49
              // data and strobes are available.
50
          input wire S_AXI_WVALID,
51
          // Write ready. This signal indicates that the slave
              // can accept the write data.
53
          output wire S_AXI_WREADY,
54
          // Write response. This signal indicates the status
55
              // of the write transaction.
56
          output wire [1 : 0] S_AXI_BRESP,
57
          // Write response valid. This signal indicates that the channel
              // is signaling a valid write response.
          output wire S_AXI_BVALID,
60
          // Response ready. This signal indicates that the master
61
              // can accept a write response.
62
          input wire S_AXI_BREADY,
63
          // Read address (issued by master, acceped by Slave)
          input wire [C_S_AXI_ADDR_WIDTH-1 : 0] S_AXI_ARADDR,
          // Protection type. This signal indicates the privilege
              // and security level of the transaction, and whether the
67
              // transaction is a data access or an instruction access.
68
          input wire [2 : 0] S_AXI_ARPROT,
69
          // Read address valid. This signal indicates that the channel
70
              // is signaling valid read address and control information.
71
          input wire S_AXI_ARVALID,
72
          // Read address ready. This signal indicates that the slave is
73
              // ready to accept an address and associated control signals.
74
          output wire S_AXI_ARREADY,
75
          // Read data (issued by slave)
76
          output wire [C_S_AXI_DATA_WIDTH-1 : 0] S_AXI_RDATA,
77
          // Read response. This signal indicates the status of the
78
79
              // read transfer.
          output wire [1 : 0] S_AXI_RRESP,
80
          // Read valid. This signal indicates that the channel is
81
              // signaling the required read data.
82
          output wire S_AXI_RVALID,
83
          // Read ready. This signal indicates that the master can
              // accept the read data and response information.
85
          input wire S_AXI_RREADY
86
      );
87
88
          // AXI4LITE signals
89
          reg [C_S_AXI_ADDR_WIDTH-1 : 0] axi_awaddr;
90
91
          reg
                  axi_awready;
          reg
                  axi_wready;
```

```
reg [1 : 0] axi_bresp;
                   axi_bvalid;
           rea
94
           reg [C_S_AXI_ADDR_WIDTH-1 : 0] axi_araddr;
95
                   axi_arready;
96
           req
           reg [C_S_AXI_DATA_WIDTH-1 : 0] axi_rdata;
97
           reg [1 : 0]
                          axi_rresp;
           req
                   axi_rvalid;
100
          // Example-specific design signals
101
           // local parameter for addressing 32 bit / 64 bit C_S_AXI_DATA_WIDTH
102
           // ADDR_LSB is used for addressing 32/64 bit registers/memories
103
           // ADDR_LSB = 2 for 32 bits (n downto 2)
           // ADDR_LSB = 3 for 64 bits (n downto 3)
105
           localparam integer ADDR LSB = (C_S_AXI_DATA_WIDTH/32) + 1;
106
           localparam integer OPT_MEM_ADDR_BITS = 1;
107
108
           //-- Signals for user logic register space example
109
           //-- Number of Slave Registers 4
111
112
           reg [C_S_AXI_DATA_WIDTH-1:0]
                                           slv_req0;
           reg [C_S_AXI_DATA_WIDTH-1:0]
                                           slv_reg1;
113
           reg [C_S_AXI_DATA_WIDTH-1:0]
                                           slv_reg2;
114
           reg [C_S_AXI_DATA_WIDTH-1:0]
                                             slv_reg3;
115
           wire
                    slv_reg_rden;
116
           wire
                    slv_reg_wren;
117
           reg [C_S_AXI_DATA_WIDTH-1:0]
                                             reg_data_out;
118
           integer byte_index;
119
120
          // I/O Connections assignments
121
122
          assign S_AXI_AWREADY = axi_awready;
           assign S_AXI_WREADY = axi_wready;
124
125
           assign S_AXI_BRESP = axi_bresp;
           assign S_AXI_BVALID = axi_bvalid;
126
           assign S_AXI_ARREADY = axi_arready;
127
           assign S_AXI_RDATA = axi_rdata;
128
           assign S_AXI_RRESP = axi_rresp;
129
           assign S_AXI_RVALID = axi_rvalid;
130
           // Implement axi_awready generation
131
           // axi_awready is asserted for one S_AXI_ACLK clock cycle when both
132
           // S_AXI_AWVALID and S_AXI_WVALID are asserted. axi_awready is
133
           // de-asserted when reset is low.
134
135
           always @( posedge S_AXI_ACLK )
          begin
137
138
            if ( S_AXI_ARESETN == 1'b0 )
139
                 axi_awready <= 1'b0;</pre>
140
               end
141
             else
142
143
               begin
                 if (~axi_awready && S_AXI_AWVALID && S_AXI_WVALID)
144
145
                      // slave is ready to accept write address when
146
                     // there is a valid write address and write data
147
                     // on the write address and data bus. This design
148
                     // expects no outstanding transactions.
149
                     axi_awready <= 1'b1;</pre>
                   end
```

```
else
152
                    begin
153
                       axi_awready <= 1'b0;
154
                    end
155
156
                end
           end
157
158
           // Implement axi_awaddr latching
159
            // This process is used to latch the address when both
160
           // S_AXI_AWVALID and S_AXI_WVALID are valid.
161
           always @( posedge S_AXI_ACLK )
           begin
164
              if ( S_AXI_ARESETN == 1'b0 )
165
                begin
166
                  axi_awaddr <= 0;</pre>
167
                end
168
              else
170
171
                  if (~axi_awready && S_AXI_AWVALID && S_AXI_WVALID)
                    begin
172
                       // Write Address latching
173
                       axi_awaddr <= S_AXI_AWADDR;</pre>
174
                    end
175
                end
170
           end
177
178
           // Implement axi_wready generation
179
            // axi_wready is asserted for one S_AXI_ACLK clock cycle when both
180
            // S_AXI_AWVALID and S_AXI_WVALID are asserted. axi_wready is
181
            // de-asserted when reset is low.
182
183
184
           always @( posedge S_AXI_ACLK )
           begin
185
              if ( S_AXI_ARESETN == 1'b0 )
186
                begin
187
                  axi_wready <= 1'b0;</pre>
188
                end
              else
190
191
                  if (~axi_wready && S_AXI_WVALID && S_AXI_AWVALID)
192
                    begin
193
                       // slave is ready to accept write data when
194
                       // there is a valid write address and write data
195
                       // on the write address and data bus. This design
197
                       // expects no outstanding transactions.
                       axi_wready <= 1'b1;</pre>
198
                    end
199
                  else
200
                    begin
201
                       axi_wready <= 1'b0;</pre>
202
                    end
203
                end
204
           end
205
206
           \//\ Implement memory mapped register select and write logic generation
207
            // The write data is accepted and written to memory mapped registers when
208
209
           // axi_awready, S_AXI_WVALID, axi_wready and S_AXI_WVALID are asserted. Write
       strobes are used to
```

```
// select byte enables of slave registers while writing.
210
           // These registers are cleared when reset (active low) is applied.
211
           // Slave register write enable is asserted when valid address and data are
212
      available
           // and the slave is ready to accept the write address and write data.
213
           assign slv_req_wren = axi_wready && S_AXI_WVALID && axi_awready &&
214
      S_AXI_AWVALID;
           /*
215
           always @ ( posedge S_AXI_ACLK )
216
           begin
217
             if (S_AXI_ARESETN == 1'b0)
218
               begin
                 slv_reg0 <= 0;
220
                 slv_req1 <= 0;
221
                 slv_req2 <= 0;
222
                 slv reg3 <= 0;
223
               end
224
             else begin
225
               if (slv_reg_wren)
226
227
                 begin
                   case ( axi_awaddr[ADDR_LSB+OPT_MEM_ADDR_BITS:ADDR_LSB] )
228
                      2'h0:
229
                        for (byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1;
230
      byte_index = byte_index+1 )
                          if ( S_AXI_WSTRB[byte_index] == 1 ) begin
23
                            // Respective byte enables are asserted as per write strobes
232
                            // Slave register 0
233
                            slv_reg0[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +:</pre>
234
       8];
                          end
235
                      2'h1:
236
                        for (byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1;
237
      byte_index = byte_index+1 )
                          if ( S_AXI_WSTRB[byte_index] == 1 ) begin
238
                            // Respective byte enables are asserted as per write strobes
239
                            // Slave register 1
240
                            slv_reg1[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +:</pre>
241
       8];
                          end
242
                      2'h2:
243
                        for (byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1;
244
      byte_index = byte_index+1 )
                          if ( S_AXI_WSTRB[byte_index] == 1 ) begin
245
                            // Respective byte enables are asserted as per write strobes
246
                            // Slave register 2
247
248
                            slv_reg2[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +:</pre>
       8];
                          end
249
                      2'h3:
250
                        for (byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1;
25
      byte_index = byte_index+1 )
                          if (S_AXI_WSTRB[byte_index] == 1) begin
252
                            // Respective byte enables are asserted as per write strobes
253
                            // Slave register 3
254
                            slv_reg3[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +:</pre>
255
       8];
256
                          end
257
                      default : begin
258
                                   slv_reg0 <= slv_reg0;
```

```
slv_reg1 <= slv_reg1;
259
                                    slv_reg2 <= slv_reg2;</pre>
260
                                    slv_reg3 <= slv_reg3;
261
                                  end
262
                    endcase
                  end
264
              end
265
           end
266
267
           // Implement write response logic generation
268
           // The write response and response valid signals are asserted by the slave
           // when axi_wready, S_AXI_WVALID, axi_wready and S_AXI_WVALID are asserted.
270
           // This marks the acceptance of address and indicates the status of
271
           // write transaction.
272
273
           always @( posedge S_AXI_ACLK )
274
           begin
275
             if ( S_AXI_ARESETN == 1'b0 )
276
                begin
277
278
                  axi_bvalid <= 0;</pre>
                               <= 2'b0;
                  axi_bresp
279
                end
280
              else
281
                begin
282
                  if (axi_awready && S_AXI_AWVALID && ~axi_bvalid && axi_wready &&
283
       S_AXI_WVALID)
                    begin
284
                       // indicates a valid write response is available
285
                       axi_bvalid <= 1'b1;</pre>
286
                       axi_bresp <= 2'b0; // 'OKAY' response</pre>
287
                    end
                                             // work error responses in future
288
                  else
289
                    begin
290
                       if (S_AXI_BREADY && axi_bvalid)
291
                         //check if bready is asserted while bvalid is high)
292
                         //(there is a possibility that bready is always asserted high)
293
                         begin
29
                           axi_bvalid <= 1'b0;</pre>
295
                         end
296
                    end
297
                end
298
           end
299
300
           // Implement axi_arready generation
301
           // axi_arready is asserted for one S_AXI_ACLK clock cycle when
302
303
           // S_AXI_ARVALID is asserted. axi_awready is
           // de-asserted when reset (active low) is asserted.
304
           // The read address is also latched when S_AXI_ARVALID is
305
           // asserted. axi_araddr is reset to zero on reset assertion.
306
307
           always @( posedge S_AXI_ACLK )
           begin
309
              if ( S_AXI_ARESETN == 1'b0 )
310
                begin
311
                  axi_arready <= 1'b0;</pre>
312
                  axi_araddr <= 32'b0;</pre>
313
                end
314
315
              else
316
                begin
```

```
if (~axi_arready && S_AXI_ARVALID)
317
                    begin
318
                       // indicates that the slave has acceped the valid read address
319
                      axi_arready <= 1'b1;</pre>
320
                      // Read address latching
321
                      axi_araddr <= S_AXI_ARADDR;</pre>
322
323
                    end
                  else
324
                    begin
325
                      axi_arready <= 1'b0;</pre>
326
327
                    end
                end
328
           end
329
330
           // Implement axi_arvalid generation
331
           // axi_rvalid is asserted for one S_AXI_ACLK clock cycle when both
332
           // S_AXI_ARVALID and axi_arready are asserted. The slave registers
333
           // data are available on the axi_rdata bus at this instance. The
334
           // assertion of axi_rvalid marks the validity of read data on the
335
           // bus and axi_rresp indicates the status of read transaction.axi_rvalid
336
           // is deasserted on reset (active low). axi_rresp and axi_rdata are
337
           // cleared to zero on reset (active low).
338
           always @( posedge S_AXI_ACLK )
339
           begin
340
             if ( S_AXI_ARESETN == 1'b0 )
341
                begin
342
                  axi_rvalid <= 0;</pre>
343
                  axi_rresp <= 0;</pre>
344
                end
345
             else
346
               begin
347
                  if (axi_arready && S_AXI_ARVALID && ~axi_rvalid)
348
349
                    begin
                       // Valid read data is available at the read data bus
350
                      axi_rvalid <= 1'b1;</pre>
351
                      axi_rresp <= 2'b0; // 'OKAY' response</pre>
352
                    end
353
                  else if (axi_rvalid && S_AXI_RREADY)
354
                    begin
355
                       // Read data is accepted by the master
356
                      axi_rvalid <= 1'b0;
357
                    end
358
                end
359
           end
360
           // Implement memory mapped register select and read logic generation
362
           // Slave register read enable is asserted when valid address is available
363
           // and the slave is ready to accept the read address.
364
           assign slv_reg_rden = axi_arready & S_AXI_ARVALID & ~axi_rvalid;
365
           always @(*)
           begin
367
                  // Address decoding for reading registers
368
                  case ( axi_araddr[ADDR_LSB+OPT_MEM_ADDR_BITS:ADDR_LSB] )
369
                    2'h0
                           : reg_data_out <= slv_reg0;
370
                    2'h1
                            : reg_data_out <= slv_reg1;
371
                    2'h2
                            : reg_data_out <= slv_reg2;
372
                    2'h3
                            : reg_data_out <= slv_reg3;
373
374
                    default : reg_data_out <= 0;</pre>
                  endcase
```

```
end
376
377
           // Output register or memory read data
378
           always @( posedge S_AXI_ACLK )
379
           begin
380
             if ( S_AXI_ARESETN == 1'b0 )
381
382
                  axi rdata <= 0;
383
                end
384
             else
385
                begin
                  // When there is a valid read address (S_AXI_ARVALID) with
                  // acceptance of read address by the slave (axi_arready),
388
                  // output the read dada
389
                  if (slv_req_rden)
390
                    begin
391
                                                        // register read data
                       axi_rdata <= reg_data_out;</pre>
392
                    end
393
                end
394
           end
395
396
           // Add user logic here
397
           reg [31:0] pulse_length_counter; // measure the length of each pulse
398
           reg [1:0] state; // state for demodulate IR signal
           reg [3:0] pulse_idx; // measure the number of pulses for decoding
400
           reg [11:0] temp_reg0; // store temporary value
401
           parameter START = 2'b00, LEN0 = 2'b01, LEN1 = 2'b10, OTHER = 2'b11; // state
402
      parameter
           reg IR_signal_prev;
403
           always @(posedge S_AXI_ACLK) begin // set up counter
404
                if ( S_AXI_ARESETN == 1'b0 ) begin // sync reset
405
                    pulse_length_counter <= 0; // reset counter</pre>
406
                    state <= OTHER; // reset state to OTHER</pre>
407
                end
408
                else begin
409
                    if (~IR_signal) begin // when IR_signal is 0
410
                         pulse_length_counter <= pulse_length_counter + 1; // counter</pre>
411
       increment
                    end
412
                    else begin // if IT_signal is 1
413
                         pulse_length_counter <= 0; // clear the counter</pre>
414
                    end
415
416
                    if (pulse_length_counter > 40_000 && pulse_length_counter <= 50_000)</pre>
417
      begin // around 0.6ms, or 45_000 cycles
418
                         state <= LENO; // demodulate signal to 0</pre>
419
                    else if (pulse_length_counter > 85_000 && pulse_length_counter <= 95</pre>
420
       _000) begin // around 1.2ms, or 90_000 cycles
                         state <= LEN1; // demodulate signal to 1</pre>
421
422
                    else if (pulse_length_counter > 175_000 && pulse_length_counter <= 185</pre>
423
      _000) begin // around 2.4ms, or 180_000 cycles
                         state <= START; // demodulate signal to START</pre>
424
                    end
425
                    else begin
426
                         state <= OTHER; // If signal is not correct, send to OTHER state</pre>
427
428
                    end
429
                end
```

```
end
430
431
           always @(posedge IR_signal) begin // when IR signal rises, send out state
432
                case(state)
433
                     START: begin
434
                          //slv_reg0 <= 0;
435
                          temp_req0 <= 0; // reset temp register</pre>
436
                          pulse idx <= 0; // reset bit counter
437
                     end
438
                     LENO: begin // when signal is 0
439
                          if (pulse_idx < 11) begin// for first 11 bits</pre>
                              temp_reg0[11 - pulse_idx] <= 0; // put 0</pre>
                              pulse_idx <= pulse_idx + 1; // counter increment</pre>
442
443
                          if (pulse_idx == 11) begin // last bit
444
                              slv_reg0 <= temp_reg0; // put temp into register0, with last</pre>
445
       hit
                              if (slv_reg1 >= 1) begin
446
                                   slv_req1 <= slv_req1 +1; // increment the message counter</pre>
447
448
                              else begin // initalize reg1
449
                                   slv_reg1 <= 1;
450
                              end
451
452
                          end
                     end
453
                     LEN1: begin // if signal is 1
454
                          if (pulse_idx < 11) begin // for first 11 bits</pre>
455
                              temp_reg0[11 - pulse_idx] \leftarrow 1; // put 1
456
                              pulse_idx <= pulse_idx + 1; // counter increment</pre>
457
                          end
458
                          if (pulse_idx == 11) begin // last bit
459
                              slv_reg0 <= temp_reg0 + 1; // put temp into register with last
460
        bit
                              if (slv_reg1 >= 1) begin
461
                                   slv_reg1 <= slv_reg1 +1; // increment message counter</pre>
462
                              end
463
                              else begin // initalize reg1
                                   slv_reg1 <= 1;
                              end
466
                          end
467
                     end
468
                     OTHER: begin
469
                         pulse_idx <= 4'b1111; // set the pulse to a impossible state,</pre>
470
       prevent the future counting and recording.
471
                     end
472
                     default: ;
                endcase
473
           end
474
           // User logic ends
475
       endmodule
```

#### src/ir demod v2 0 S00 AXI.v

```
6 * of this software and associated documentation files (the "Software"), to deal
 * in the Software without restriction, including without limitation the rights
s * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
9 * copies of the Software, and to permit persons to whom the Software is
10 * furnished to do so, subject to the following conditions:
12 * The above copyright notice and this permission notice shall be included in
* all copies or substantial portions of the Software.
* Use of the Software is limited solely to applications:
 * (a) running on a Xilinx device, or
17 * (b) that interact with a Xilinx device through a bus or interconnect.
18
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
19
20 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
21 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
22 * XILINX BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
23 * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF
24 * OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
25 * SOFTWARE.
26 *
z * Except as contained in this notice, the name of the Xilinx shall not be used
28 * in advertising or otherwise to promote the sale, use or other dealings in
29 * this Software without prior written authorization from Xilinx.
  ******************************
31
32
33
  * helloworld.c: simple test application
34
35
  * This application configures UART 16550 to baud rate 9600.
  * PS7 UART (Zynq) is not initialized by this application, since
  * bootrom/bsp configures it to baud rate 115200
39
40
  * | UART TYPE BAUD RATE
41
  * ______
42
     uartns550 9600
43
  * uartlite Configurable only in HW design

* ps7_uart 115200 (configured by bootrom/bsp)
44
45
46
47
48 #include <stdio.h>
49 #include "platform.h"
50 #include "xparameters.h"
51 #include "ir_demod.h"
52 void print (char *str);
53
54 int main()
 {
55
     u32 reg0;
56
     u32 reg0_prev;
57
     u32 reg1;
58
     u32 reg1_prev;
59
     u32 reg3;
60
     u32 reg3_prev;
61
62
    init_platform();
    while (1) {
```

```
//IR_DEMOD_mWriteReg(XPAR_IR_DEMOD_0_S00_AXI_BASEADDR,
     IR_DEMOD_S00_AXI_SLV_REG0_OFFSET, 16);
          reg0 = IR_DEMOD_mReadReg(XPAR_IR_DEMOD_0_S00_AXI_BASEADDR,
     IR_DEMOD_S00_AXI_SLV_REG0_OFFSET);
          reg1 = IR_DEMOD_mReadReg(XPAR_IR_DEMOD_0_S00_AXI_BASEADDR,
     IR_DEMOD_S00_AXI_SLV_REG1_OFFSET);
          reg3 = IR_DEMOD_mReadReg(XPAR_IR_DEMOD_0_S00_AXI_BASEADDR,
     IR_DEMOD_S00_AXI_SLV_REG3_OFFSET);
          if (reg0 != reg0_prev) {
69
              printf("Message = 0x\%03x; ", reg0);
70
              printf("Counter = %d\n", reg1);
71
              reg0_prev = reg0;
72
73
74
     cleanup_platform();
75
      return 0;
76
77
```

src/helloworld.c