

ECEN 749 Lab 6 Report

Tong Lu
UIN 621007982

November 02, 2018




Introduction

Procedure

1. Following the lab manual and built the IR receiver circuit. Measure the output signal using oscilloscope and demonstrate to TA.
2. Based on the procedure from lab3 and lab4, build the i_demod (See Appendix) module and ZYBO processor system.
3. Generate bitstream, export the hardware including bitstream.
4. Launch SDK, write a simple C program (See Appendix) based on the helloworld example project to display register printer out on UART port.
5. Connect the IR_receiver circuit to ZYBO board, program FPGA, point the TV remote to the IR receiver, watch the printout using picocom.
6. Demonstrate the result to TA.

Result

All the programs was finished and demonstrated to TA. The programs are working well and meet all the requirement on lab manual.



```
lvtongtom305@lin15-424cvlb:~  
File Edit View Search Terminal Help  
non-network local connections being added to access control list  
Success  
[lvtongtom305@lin15-424cvlb ~]$ picocom -b 115200 /dev/ttyUSB1  
picocom v2.3a  
  
port is          : /dev/ttyUSB1  
flowcontrol     : none  
baudrate is     : 115200  
parity is       : none  
databits are    : 8  
stopbits are   : 1  
escape is      : C-a  
local echo is  : no  
noinit is      : no  
noreset is     : no  
nolock is      : no  
send cmd is    : sz -vv  
receive cmd is : rz -vv -E  
imap is        :  
omap is        :  
emap is        : crcrLf,delbs,  
logfile is     : none  
  
Type [C-a] [C-h] to see available commands  
  
Terminal ready  
Message = 0xc90; Counter = 1  
Message = 0xb90; Counter = 36  
Message = 0xb90; Counter = 46  
Message = 0xc90; Counter = 53  
Message = 0xb10; Counter = 58  
Message = 0xc10; Counter = 63  
Message = 0xb10; Counter = 69  
Message = 0xb9d; Counter = 72  
Message = 0xb9c; Counter = 73  
Message = 0xb9d; Counter = 75  
Message = 0xb9c; Counter = 77  
Message = 0xb9d; Counter = 79  
Message = 0xb9c; Counter = 81  
Message = 0xb9d; Counter = 83  
Message = 0xb9c; Counter = 85  
Message = 0xb9d; Counter = 87  
Message = 0xb9c; Counter = 89  
Message = 0xb9d; Counter = 91  
Message = 0xb9c; Counter = 93  
Message = 0xb9d; Counter = 95  
Message = 0xb9c; Counter = 97  
Message = 0xb9d; Counter = 99  
Message = 0xb9c; Counter = 101  
Message = 0xb9d; Counter = 103  
Message = 0xb9c; Counter = 105
```

Conclusion

In this lab, I built a simple IR signal demodulation system based on OpAmp circuit and ZYBO FPGA system. Now I have a deeper understanding about FSM and verilog programming. This success of this lab will help me a lot in the following two labs.

Answer to Questions

- (a) What are the hexadecimal control codes for the following buttons: volume up/down, channel up/down, stop/play, 1, 2, 3, and 4? Tabulate your results.

<i>Button</i>	<i>ControlCode</i>
<i>volumeup/down</i>	0x490/0xc90
<i>channelup/down</i>	0x090/0x890
<i>stop/play</i>	0x7b0/0xfb0
1, 2, 3, 4	0x010, 0x810, 0x410, 0xc10

- (b) When a button is pressed on the remote, multiple copies of the same command message are sent. Approximately how many of the same command message are transmitted after each press of a button? Provide some intuition as to why multiple messages are sent. Approximately five same messages are transmitted after each press of a button. If the button is held, then more messages will be transmitted. This is because the command messages can contain noises, so sending multiple messages can ensure at least one or two correct message is transmitted.
- (c) What modifications would you make to your code to provide an internal signal that goes high when a new message comes in? You do not have to synthesize this modification, but please provide the Verilog code that would do this. Hint: you can use the message count register. If this signal was made available to the processor, what might this signal be used for?

```
1 always @(msg_cnt) begin // check when the value of message counter changed
2     prev_msg <= slv_reg0; // record the previous message
3     if (prev_msg == slv_reg0) begin // if this is the same message
4         slv_reg2 <= 0; // register 2 goes low
5     end
6     else begin // if this is a new message coming in
7         slv_reg2 <= 1; // register 2 goes high
8     end
9 end
```

This signal can be used for interrupt.

Appendix

```
1
2 `timescale 1 ns / 1 ps
3
4 module ir_demod_v2_0 #
5 (
6     // Users to add parameters here
7
8     // User parameters ends
9     // Do not modify the parameters beyond this line
10
11
12     // Parameters of Axi Slave Bus Interface S00_AXI
13     parameter integer C_S00_AXI_DATA_WIDTH  = 32,
14     parameter integer C_S00_AXI_ADDR_WIDTH  = 4
15 )
16 (
17     // Users to add ports here
18     input wire IR_signal,
19     // User ports ends
20     // Do not modify the ports beyond this line
21
22
23     // Ports of Axi Slave Bus Interface S00_AXI
24     input wire s00_axi_aclk,
25     input wire s00_axi_aresetn,
26     input wire [C_S00_AXI_ADDR_WIDTH-1 : 0] s00_axi_awaddr,
27     input wire [2 : 0] s00_axi_awprot,
28     input wire s00_axi_awvalid,
29     output wire s00_axi_awready,
30     input wire [C_S00_AXI_DATA_WIDTH-1 : 0] s00_axi_wdata,
31     input wire [(C_S00_AXI_DATA_WIDTH/8)-1 : 0] s00_axi_wstrb,
32     input wire s00_axi_wvalid,
33     output wire s00_axi_wready,
34     output wire [1 : 0] s00_axi_bresp,
35     output wire s00_axi_bvalid,
36     input wire s00_axi_bready,
37     input wire [C_S00_AXI_ADDR_WIDTH-1 : 0] s00_axi_araddr,
38     input wire [2 : 0] s00_axi_arprot,
39     input wire s00_axi_arvalid,
40     output wire s00_axi_arready,
41     output wire [C_S00_AXI_DATA_WIDTH-1 : 0] s00_axi_rdata,
42     output wire [1 : 0] s00_axi_rresp,
43     output wire s00_axi_rvalid,
44     input wire s00_axi_rready
45 );
46 // Instantiation of Axi Bus Interface S00_AXI
47 ir_demod_v2_0_S00_AXI # (
48     .C_S_AXI_DATA_WIDTH(C_S00_AXI_DATA_WIDTH),
49     .C_S_AXI_ADDR_WIDTH(C_S00_AXI_ADDR_WIDTH)
50 ) ir_demod_v2_0_S00_AXI_inst (
51     .IR_signal(IR_signal),
52     .S_AXI_ACLK(s00_axi_aclk),
53     .S_AXI_ARESETN(s00_axi_aresetn),
54     .S_AXI_AWADDR(s00_axi_awaddr),
55     .S_AXI_AWPROT(s00_axi_awprot),
56     .S_AXI_AWVALID(s00_axi_awvalid),
```

```

57     .S_AXI_AWREADY(s00_axi_awready),
58     .S_AXI_WDATA(s00_axi_wdata),
59     .S_AXI_WSTRB(s00_axi_wstrb),
60     .S_AXI_WVALID(s00_axi_wvalid),
61     .S_AXI_WREADY(s00_axi_wready),
62     .S_AXI_BRESP(s00_axi_bresp),
63     .S_AXI_BVALID(s00_axi_bvalid),
64     .S_AXI_BREADY(s00_axi_bready),
65     .S_AXI_ARADDR(s00_axi_araddr),
66     .S_AXI_ARPROT(s00_axi_arprot),
67     .S_AXI_ARVALID(s00_axi_arvalid),
68     .S_AXI_ARREADY(s00_axi_arready),
69     .S_AXI_RDATA(s00_axi_rdata),
70     .S_AXI_RRESP(s00_axi_rresp),
71     .S_AXI_RVALID(s00_axi_rvalid),
72     .S_AXI_RREADY(s00_axi_rready)
73 );
74
75 // Add user logic here
76
77 // User logic ends
78
79 endmodule

```

src/ir_demod_v2_0.v

```

1
2 `timescale 1 ns / 1 ps
3
4 module ir_demod_v2_0_S00_AXI #
5 (
6     // Users to add parameters here
7
8     // User parameters ends
9     // Do not modify the parameters beyond this line
10
11     // Width of S_AXI data bus
12     parameter integer C_S_AXI_DATA_WIDTH    = 32,
13     // Width of S_AXI address bus
14     parameter integer C_S_AXI_ADDR_WIDTH    = 4
15 )
16 (
17     // Users to add ports here
18     input wire IR_signal,
19     /*output reg [C_S_AXI_DATA_WIDTH-1:0] slv_reg0,
20     output reg [C_S_AXI_DATA_WIDTH-1:0] slv_reg1,
21     output reg [C_S_AXI_DATA_WIDTH-1:0] slv_reg2,
22     output reg [C_S_AXI_DATA_WIDTH-1:0] slv_reg3,
23     */
24     // User ports ends
25     // Do not modify the ports beyond this line
26
27     // Global Clock Signal
28     input wire S_AXI_ACLK,
29     // Global Reset Signal. This Signal is Active LOW
30     input wire S_AXI_ARESETN,
31     // Write address (issued by master, accepted by Slave)
32     input wire [C_S_AXI_ADDR_WIDTH-1 : 0] S_AXI_AWADDR,
33     // Write channel Protection type. This signal indicates the

```

```

34         // privilege and security level of the transaction, and whether
35         // the transaction is a data access or an instruction access.
36     input wire [2 : 0] S_AXI_AWPROT,
37     // Write address valid. This signal indicates that the master signaling
38     // valid write address and control information.
39     input wire S_AXI_AWVALID,
40     // Write address ready. This signal indicates that the slave is ready
41     // to accept an address and associated control signals.
42     output wire S_AXI_AWREADY,
43     // Write data (issued by master, accepted by Slave)
44     input wire [C_S_AXI_DATA_WIDTH-1 : 0] S_AXI_WDATA,
45     // Write strobes. This signal indicates which byte lanes hold
46     // valid data. There is one write strobe bit for each eight
47     // bits of the write data bus.
48     input wire [(C_S_AXI_DATA_WIDTH/8)-1 : 0] S_AXI_WSTRB,
49     // Write valid. This signal indicates that valid write
50     // data and strobes are available.
51     input wire S_AXI_WVALID,
52     // Write ready. This signal indicates that the slave
53     // can accept the write data.
54     output wire S_AXI_WREADY,
55     // Write response. This signal indicates the status
56     // of the write transaction.
57     output wire [1 : 0] S_AXI_BRESP,
58     // Write response valid. This signal indicates that the channel
59     // is signaling a valid write response.
60     output wire S_AXI_BVALID,
61     // Response ready. This signal indicates that the master
62     // can accept a write response.
63     input wire S_AXI_BREADY,
64     // Read address (issued by master, accepted by Slave)
65     input wire [C_S_AXI_ADDR_WIDTH-1 : 0] S_AXI_ARADDR,
66     // Protection type. This signal indicates the privilege
67     // and security level of the transaction, and whether the
68     // transaction is a data access or an instruction access.
69     input wire [2 : 0] S_AXI_ARPROT,
70     // Read address valid. This signal indicates that the channel
71     // is signaling valid read address and control information.
72     input wire S_AXI_ARVALID,
73     // Read address ready. This signal indicates that the slave is
74     // ready to accept an address and associated control signals.
75     output wire S_AXI_ARREADY,
76     // Read data (issued by slave)
77     output wire [C_S_AXI_DATA_WIDTH-1 : 0] S_AXI_RDATA,
78     // Read response. This signal indicates the status of the
79     // read transfer.
80     output wire [1 : 0] S_AXI_RRESP,
81     // Read valid. This signal indicates that the channel is
82     // signaling the required read data.
83     output wire S_AXI_RVALID,
84     // Read ready. This signal indicates that the master can
85     // accept the read data and response information.
86     input wire S_AXI_RREADY
87 );
88
89 // AXI4LITE signals
90 reg [C_S_AXI_ADDR_WIDTH-1 : 0] axi_awaddr;
91 reg axi_awready;
92 reg axi_wready;

```

```

93     reg [1 : 0]      axi_bresp;
94     reg      axi_bvalid;
95     reg [C_S_AXI_ADDR_WIDTH-1 : 0]  axi_araddr;
96     reg      axi_arready;
97     reg [C_S_AXI_DATA_WIDTH-1 : 0]  axi_rdata;
98     reg [1 : 0]      axi_rresp;
99     reg      axi_rvalid;
100
101     // Example-specific design signals
102     // local parameter for addressing 32 bit / 64 bit C_S_AXI_DATA_WIDTH
103     // ADDR_LSB is used for addressing 32/64 bit registers/memories
104     // ADDR_LSB = 2 for 32 bits (n downto 2)
105     // ADDR_LSB = 3 for 64 bits (n downto 3)
106     localparam integer ADDR_LSB = (C_S_AXI_DATA_WIDTH/32) + 1;
107     localparam integer OPT_MEM_ADDR_BITS = 1;
108     //-----
109     //-- Signals for user logic register space example
110     //-----
111     //-- Number of Slave Registers 4
112     reg [C_S_AXI_DATA_WIDTH-1:0]      slv_reg0;
113     reg [C_S_AXI_DATA_WIDTH-1:0]      slv_reg1;
114     reg [C_S_AXI_DATA_WIDTH-1:0]      slv_reg2;
115     reg [C_S_AXI_DATA_WIDTH-1:0]      slv_reg3;
116     wire      slv_reg_rden;
117     wire      slv_reg_wren;
118     reg [C_S_AXI_DATA_WIDTH-1:0]      reg_data_out;
119     integer  byte_index;
120
121     // I/O Connections assignments
122
123     assign S_AXI_AWREADY    = axi_awready;
124     assign S_AXI_WREADY    = axi_wready;
125     assign S_AXI_BRESP     = axi_bresp;
126     assign S_AXI_BVALID    = axi_bvalid;
127     assign S_AXI_ARREADY   = axi_arready;
128     assign S_AXI_RDATA     = axi_rdata;
129     assign S_AXI_RRESP     = axi_rresp;
130     assign S_AXI_RVALID    = axi_rvalid;
131     // Implement axi_awready generation
132     // axi_awready is asserted for one S_AXI_ACLK clock cycle when both
133     // S_AXI_AWVALID and S_AXI_WVALID are asserted. axi_awready is
134     // de-asserted when reset is low.
135
136     always @( posedge S_AXI_ACLK )
137     begin
138         if ( S_AXI_ARESETN == 1'b0 )
139             begin
140                 axi_awready <= 1'b0;
141             end
142         else
143             begin
144                 if (~axi_awready && S_AXI_AWVALID && S_AXI_WVALID)
145                     begin
146                         // slave is ready to accept write address when
147                         // there is a valid write address and write data
148                         // on the write address and data bus. This design
149                         // expects no outstanding transactions.
150                         axi_awready <= 1'b1;
151                     end
152             end
153     end

```

```

152         else
153             begin
154                 axi_awready <= 1'b0;
155             end
156         end
157     end
158
159     // Implement axi_awaddr latching
160     // This process is used to latch the address when both
161     // S_AXI_AWVALID and S_AXI_WVALID are valid.
162
163     always @( posedge S_AXI_ACLK )
164     begin
165         if ( S_AXI_ARESETN == 1'b0 )
166             begin
167                 axi_awaddr <= 0;
168             end
169         else
170             begin
171                 if (~axi_awready && S_AXI_AWVALID && S_AXI_WVALID)
172                     begin
173                         // Write Address latching
174                         axi_awaddr <= S_AXI_AWADDR;
175                     end
176             end
177         end
178
179     // Implement axi_wready generation
180     // axi_wready is asserted for one S_AXI_ACLK clock cycle when both
181     // S_AXI_AWVALID and S_AXI_WVALID are asserted. axi_wready is
182     // de-asserted when reset is low.
183
184     always @( posedge S_AXI_ACLK )
185     begin
186         if ( S_AXI_ARESETN == 1'b0 )
187             begin
188                 axi_wready <= 1'b0;
189             end
190         else
191             begin
192                 if (~axi_wready && S_AXI_WVALID && S_AXI_AWVALID)
193                     begin
194                         // slave is ready to accept write data when
195                         // there is a valid write address and write data
196                         // on the write address and data bus. This design
197                         // expects no outstanding transactions.
198                         axi_wready <= 1'b1;
199                     end
200                 else
201                     begin
202                         axi_wready <= 1'b0;
203                     end
204             end
205         end
206
207     // Implement memory mapped register select and write logic generation
208     // The write data is accepted and written to memory mapped registers when
209     // axi_awready, S_AXI_WVALID, axi_wready and S_AXI_WVALID are asserted. Write
    strobes are used to

```



```

210 // select byte enables of slave registers while writing.
211 // These registers are cleared when reset (active low) is applied.
212 // Slave register write enable is asserted when valid address and data are
available
213 // and the slave is ready to accept the write address and write data.
214 assign slv_reg_wren = axi_wready && S_AXI_WVALID && axi_awready &&
S_AXI_AWVALID;
215 /*
216 always @( posedge S_AXI_ACLK )
217 begin
218     if ( S_AXI_ARESETN == 1'b0 )
219     begin
220         slv_reg0 <= 0;
221         slv_reg1 <= 0;
222         slv_reg2 <= 0;
223         slv_reg3 <= 0;
224     end
225     else begin
226         if (slv_reg_wren)
227         begin
228             case ( axi_awaddr[ADDR_LSB+OPT_MEM_ADDR_BITS:ADDR_LSB] )
229                 2'h0:
230                     for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1;
byte_index = byte_index+1 )
231                         if ( S_AXI_WSTRB[byte_index] == 1 ) begin
232                             // Respective byte enables are asserted as per write strobes
233                             // Slave register 0
234                             slv_reg0[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +:
8];
235                         end
236                 2'h1:
237                     for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1;
byte_index = byte_index+1 )
238                         if ( S_AXI_WSTRB[byte_index] == 1 ) begin
239                             // Respective byte enables are asserted as per write strobes
240                             // Slave register 1
241                             slv_reg1[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +:
8];
242                         end
243                 2'h2:
244                     for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1;
byte_index = byte_index+1 )
245                         if ( S_AXI_WSTRB[byte_index] == 1 ) begin
246                             // Respective byte enables are asserted as per write strobes
247                             // Slave register 2
248                             slv_reg2[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +:
8];
249                         end
250                 2'h3:
251                     for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1;
byte_index = byte_index+1 )
252                         if ( S_AXI_WSTRB[byte_index] == 1 ) begin
253                             // Respective byte enables are asserted as per write strobes
254                             // Slave register 3
255                             slv_reg3[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +:
8];
256                         end
257                 default : begin
258                     slv_reg0 <= slv_reg0;

```

```

259         slv_reg1 <= slv_reg1;
260         slv_reg2 <= slv_reg2;
261         slv_reg3 <= slv_reg3;
262     end
263     endcase
264 end
265 end
266 end
267 */
268 // Implement write response logic generation
269 // The write response and response valid signals are asserted by the slave
270 // when axi_wready, S_AXI_WVALID, axi_wready and S_AXI_WVALID are asserted.
271 // This marks the acceptance of address and indicates the status of
272 // write transaction.
273
274 always @( posedge S_AXI_ACLK )
275 begin
276     if ( S_AXI_ARESETN == 1'b0 )
277     begin
278         axi_bvalid <= 0;
279         axi_bresp <= 2'b0;
280     end
281     else
282     begin
283         if (axi_awready && S_AXI_AWVALID && ~axi_bvalid && axi_wready &&
S_AXI_WVALID)
284             begin
285                 // indicates a valid write response is available
286                 axi_bvalid <= 1'b1;
287                 axi_bresp <= 2'b0; // 'OKAY' response
288             end
289             // work error responses in future
290             else
291             begin
292                 if (S_AXI_BREADY && axi_bvalid)
293                     //check if bready is asserted while bvalid is high)
294                     //(there is a possibility that bready is always asserted high)
295                     begin
296                         axi_bvalid <= 1'b0;
297                     end
298                 end
299             end
300         end
301
302         // Implement axi_arready generation
303         // axi_arready is asserted for one S_AXI_ACLK clock cycle when
304         // S_AXI_ARVALID is asserted. axi_arready is
305         // de-asserted when reset (active low) is asserted.
306         // The read address is also latched when S_AXI_ARVALID is
307         // asserted. axi_araddr is reset to zero on reset assertion.
308
309         always @( posedge S_AXI_ACLK )
310         begin
311             if ( S_AXI_ARESETN == 1'b0 )
312             begin
313                 axi_arready <= 1'b0;
314                 axi_araddr <= 32'b0;
315             end
316             else
317             begin

```

```

317         if (~axi_arready && S_AXI_ARVALID)
318             begin
319                 // indicates that the slave has accepted the valid read address
320                 axi_arready <= 1'b1;
321                 // Read address latching
322                 axi_araddr <= S_AXI_ARADDR;
323             end
324         else
325             begin
326                 axi_arready <= 1'b0;
327             end
328         end
329     end
330
331     // Implement axi_rvalid generation
332     // axi_rvalid is asserted for one S_AXI_ACLK clock cycle when both
333     // S_AXI_ARVALID and axi_arready are asserted. The slave registers
334     // data are available on the axi_rdata bus at this instance. The
335     // assertion of axi_rvalid marks the validity of read data on the
336     // bus and axi_rresp indicates the status of read transaction. axi_rvalid
337     // is deasserted on reset (active low). axi_rresp and axi_rdata are
338     // cleared to zero on reset (active low).
339     always @( posedge S_AXI_ACLK )
340     begin
341         if ( S_AXI_ARESETN == 1'b0 )
342             begin
343                 axi_rvalid <= 0;
344                 axi_rresp <= 0;
345             end
346         else
347             begin
348                 if (axi_arready && S_AXI_ARVALID && ~axi_rvalid)
349                     begin
350                         // Valid read data is available at the read data bus
351                         axi_rvalid <= 1'b1;
352                         axi_rresp <= 2'b0; // 'OKAY' response
353                     end
354                 else if (axi_rvalid && S_AXI_RREADY)
355                     begin
356                         // Read data is accepted by the master
357                         axi_rvalid <= 1'b0;
358                     end
359             end
360         end
361
362     // Implement memory mapped register select and read logic generation
363     // Slave register read enable is asserted when valid address is available
364     // and the slave is ready to accept the read address.
365     assign slv_reg_rden = axi_arready & S_AXI_ARVALID & ~axi_rvalid;
366     always @(*)
367     begin
368         // Address decoding for reading registers
369         case ( axi_araddr[ADDR_LSB+OPT_MEM_ADDR_BITS:ADDR_LSB] )
370             2'h0 : reg_data_out <= slv_reg0;
371             2'h1 : reg_data_out <= slv_reg1;
372             2'h2 : reg_data_out <= slv_reg2;
373             2'h3 : reg_data_out <= slv_reg3;
374             default : reg_data_out <= 0;
375         endcase

```

```

376     end
377
378     // Output register or memory read data
379     always @( posedge S_AXI_ACLK )
380     begin
381         if ( S_AXI_ARESETN == 1'b0 )
382             begin
383                 axi_rdata <= 0;
384             end
385         else
386             begin
387                 // When there is a valid read address (S_AXI_ARVALID) with
388                 // acceptance of read address by the slave (axi_arready),
389                 // output the read data
390                 if (slv_reg_rden)
391                     begin
392                         axi_rdata <= reg_data_out;    // register read data
393                     end
394             end
395         end
396
397         // Add user logic here
398         reg [31:0] pulse_length_counter; // measure the length of each pulse
399         reg [1:0] state; // state for demodulate IR signal
400         reg [3:0] pulse_idx; // measure the number of pulses for decoding
401         reg [11:0] temp_reg0; // store temporary value
402         parameter START = 2'b00, LEN0 = 2'b01, LEN1 = 2'b10, OTHER = 2'b11; // state
403         parameter
404         reg IR_signal_prev;
405         always @(posedge S_AXI_ACLK) begin // set up counter
406             if ( S_AXI_ARESETN == 1'b0 ) begin // sync reset
407                 pulse_length_counter <= 0; // reset counter
408                 state <= OTHER; // reset state to OTHER
409             end
410             else begin
411                 if (~IR_signal) begin // when IR_signal is 0
412                     pulse_length_counter <= pulse_length_counter + 1; // counter
413                     increment
414                     end
415                 else begin // if IT_signal is 1
416                     pulse_length_counter <= 0; // clear the counter
417                     end
418                 if (pulse_length_counter > 40_000 && pulse_length_counter <= 50_000)
419                     begin // around 0.6ms, or 45_000 cycles
420                         state <= LEN0; // demodulate signal to 0
421                     end
422                 else if (pulse_length_counter > 85_000 && pulse_length_counter <= 95
423                     _000) begin // around 1.2ms, or 90_000 cycles
424                         state <= LEN1; // demodulate signal to 1
425                     end
426                 else if (pulse_length_counter > 175_000 && pulse_length_counter <= 185
427                     _000) begin // around 2.4ms, or 180_000 cycles
428                         state <= START; // demodulate signal to START
429                     end
430                 end
431                 else begin
432                     state <= OTHER; // If signal is not correct, send to OTHER state
433                 end
434             end
435         end
436     end

```

```

430     end
431
432     always @(posedge IR_signal) begin // when IR signal rises, send out state
433         case(state)
434             START: begin
435                 //slv_reg0 <= 0;
436                 temp_reg0 <= 0; // reset temp register
437                 pulse_idx <= 0; // reset bit counter
438             end
439             LEN0: begin // when signal is 0
440                 if (pulse_idx < 11) begin // for first 11 bits
441                     temp_reg0[11 - pulse_idx] <= 0; // put 0
442                     pulse_idx <= pulse_idx + 1; // counter increment
443                 end
444                 if (pulse_idx == 11) begin // last bit
445                     slv_reg0 <= temp_reg0; // put temp into register0, with last
bit
446
447                     if (slv_reg1 >= 1) begin
448                         slv_reg1 <= slv_reg1 + 1; // increment the message counter
449                     end
450                     else begin // initialize reg1
451                         slv_reg1 <= 1;
452                     end
453                 end
454             end
455             LEN1: begin // if signal is 1
456                 if (pulse_idx < 11) begin // for first 11 bits
457                     temp_reg0[11 - pulse_idx] <= 1; // put 1
458                     pulse_idx <= pulse_idx + 1; // counter increment
459                 end
460                 if (pulse_idx == 11) begin // last bit
461                     slv_reg0 <= temp_reg0 + 1; // put temp into register with last
bit
462
463                     if (slv_reg1 >= 1) begin
464                         slv_reg1 <= slv_reg1 + 1; // increment message counter
465                     end
466                     else begin // initialize reg1
467                         slv_reg1 <= 1;
468                     end
469                 end
470             end
471             OTHER: begin
472                 pulse_idx <= 4'b1111; // set the pulse to a impossible state,
prevent the future counting and recording.
473             end
474             default: ;
475         endcase
476     end
477     // User logic ends
478
479 endmodule

```

src/ir_demod_v2_0_S00_AXI.v

```

1  /*****
2  *
3  * Copyright (C) 2009 - 2014 Xilinx, Inc. All rights reserved.
4  *
5  * Permission is hereby granted, free of charge, to any person obtaining a copy

```

```

6 * of this software and associated documentation files (the "Software"), to deal
7 * in the Software without restriction, including without limitation the rights
8 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
9 * copies of the Software, and to permit persons to whom the Software is
10 * furnished to do so, subject to the following conditions:
11 *
12 * The above copyright notice and this permission notice shall be included in
13 * all copies or substantial portions of the Software.
14 *
15 * Use of the Software is limited solely to applications:
16 * (a) running on a Xilinx device, or
17 * (b) that interact with a Xilinx device through a bus or interconnect.
18 *
19 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
20 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
21 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
22 * XILINX BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
23 * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF
24 * OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
25 * SOFTWARE.
26 *
27 * Except as contained in this notice, the name of the Xilinx shall not be used
28 * in advertising or otherwise to promote the sale, use or other dealings in
29 * this Software without prior written authorization from Xilinx.
30 *
31 *****/
32
33 /*
34  * helloworld.c: simple test application
35  *
36  * This application configures UART 16550 to baud rate 9600.
37  * PS7 UART (Zynq) is not initialized by this application, since
38  * bootrom/bsp configures it to baud rate 115200
39  *
40  * -----
41  * | UART TYPE   BAUD RATE |
42  * -----
43  *  uartns550    9600
44  *  uartlite     Configurable only in HW design
45  *  ps7_uart     115200 (configured by bootrom/bsp)
46  */
47
48 #include <stdio.h>
49 #include "platform.h"
50 #include "xparameters.h"
51 #include "ir_demod.h"
52 void print(char *str);
53
54 int main()
55 {
56     u32 reg0;
57     u32 reg0_prev;
58     u32 reg1;
59     u32 reg1_prev;
60     u32 reg3;
61     u32 reg3_prev;
62
63     init_platform();
64     while (1) {

```

```

65 //IR_DEMOD_mWriteReg(XPAR_IR_DEMOD_0_S00_AXI_BASEADDR,
IR_DEMOD_S00_AXI_SLV_REG0_OFFSET, 16);
66 reg0 = IR_DEMOD_mReadReg(XPAR_IR_DEMOD_0_S00_AXI_BASEADDR,
IR_DEMOD_S00_AXI_SLV_REG0_OFFSET);
67 reg1 = IR_DEMOD_mReadReg(XPAR_IR_DEMOD_0_S00_AXI_BASEADDR,
IR_DEMOD_S00_AXI_SLV_REG1_OFFSET);
68 reg3 = IR_DEMOD_mReadReg(XPAR_IR_DEMOD_0_S00_AXI_BASEADDR,
IR_DEMOD_S00_AXI_SLV_REG3_OFFSET);
69 if (reg0 != reg0_prev) {
70     printf("Message = 0x%03x; ", reg0);
71     printf("Counter = %d\n", reg1);
72     reg0_prev = reg0;
73 }
74 }
75 cleanup_platform();
76 return 0;
77 }

```

src/helloworld.c