ECEN 749 Lab 1 Report

Tong Lu (UIN 621007982)

September 18, 2019



Introduction

In Lab 1 I learned the basics of Xilinx Vivado, from creating projects to write program into the FPGA board. After trying the whole process using LED switch project as an example, I also finished a counter module as well as a jackpot game module.

Procedure

- 1. Create "Counter" project on Vivado.
- 2. Finished "Counter.v" as the module source file, as well as the "counter.xdc" as the constraint file. The source code is attached in the appendix.
- 3. Run synthesis for the counter module, generate bitstream with on Vivado, turn on the FPGA borad and write the bitstream to it.
- 4. Check and make sure the program is working as required on FPGA board.
- 5. Apply the same steps to Jackpot project.

Result

All three designed was finished and demostrated to TA. The programs are working well and meet all the requirement on lab manual.

Conclusion

In this lab I learned the basics of Vivado and finished two moudles by myself. During this lab I refreshed my knowledge on Verilog and learned how to deug Verilog code. This is a good introduction for me and it will help me a lot in the coming projects.

Question

- (a) Based on the reference manual, BTN0 correspond to R18, BTN1 correspond to P18, BTN2 correspond to V18, BTN3 correspond to Y18.
- (b) Using edge detection circuit can help synchronize the circuit behavior on each clock rising/falling edge. For example, if we are using level detection on counter, we won't be able to know how many times it will count on each clock cycle, but if we use edge detection circuit, the behavior of the circuit will be predictable.

Appendix

```
`timescale 1ns / 1ps
3 // Company:
4 // Engineer:
5 //
6 // Create Date: 09/07/2018 10:47:37 AM
7 // Design Name:
8 // Module Name: switch
9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
 22
 module switch(SWITCHES, LEDS);
23
    input [3:0] SWITCHES;
    output [3:0] LEDS;
25
26
    assign LEDS[3:0] = SWITCHES[3:0];
27
29 endmodule
```

src/switch.v

```
## Switches
  set_property PACKAGE_PIN G15 [get_ports {SWITCHES[0]}]
  set_property IOSTANDARD LVCMOS33 [get_ports {SWITCHES[0]}]
6 set_property PACKAGE_PIN P15 [get_ports {SWITCHES[1]}]
  set_property IOSTANDARD LVCMOS33 [get_ports {SWITCHES[1]}]
  set_property PACKAGE_PIN W13 [get_ports {SWITCHES[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SWITCHES[2]}]
  set_property PACKAGE_PIN T16 [get_ports {SWITCHES[3]}]
  set_property IOSTANDARD LVCMOS33 [get_ports {SWITCHES[3]}]
13
14
  ##LEDs
15
16
set_property PACKAGE_PIN M14 [get_ports {LEDS[0]}]
18 set_property IOSTANDARD LVCMOS33 [get_ports {LEDS[0]}]
19
20 set_property PACKAGE_PIN M15 [get_ports {LEDS[1]}]
21 set_property IOSTANDARD LVCMOS33 [get_ports {LEDS[1]}]
23 set_property PACKAGE_PIN G14 [get_ports {LEDS[2]}]
24 set_property IOSTANDARD LVCMOS33 [get_ports {LEDS[2]}]
25
```

```
26 set_property PACKAGE_PIN D18 [get_ports {LEDS[3]}]
27 set_property IOSTANDARD LVCMOS33 [get_ports {LEDS[3]}]
```

src/switch.xdc

```
`timescale 1ns / 1ps
 // Company:
 // Engineer:
 //
6 // Create Date: 09/07/2018 10:47:37 AM
7 // Design Name:
8 // Module Name: switch
9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
 // Revision 0.01 - File Created
 // Additional Comments:
19
 20
21
22 // This is the module for module7: counter
 module clock_divider(clk, out_clk);
     input clk; // Input clock, which is the fast clock signal
     output reg out_clk; // The output clock, the slower clock signal
25
     reg [23:0] clk_counter; // The counter is used to count the cycle of the fast
26
     clock
27
      initial begin
         out_clk = 0; // Initalize output clock to zero
      end
30
31
     always @(posedge clk) begin
32
         if (clk_counter == 24'hffffff) begin // If the number of fast clock cycles
33
     reach 2^23-1
             out_clk <= ~out_clk; // Toggle the clock output
34
             clk_counter <= 0; // Clear the counter</pre>
36
         else begin
37
             clk_counter = clk_counter + 1; // If not, keep counting
38
         end
39
     end
  endmodule
42
  module counter(BUTTONS, LEDS, CLOCK); // This is the counter module
43
     input [2:0] BUTTONS; // First define three button unputs: up, down, and reset
44
     input CLOCK; // Input clock signal
45
     output [3:0] LEDS; // The output of the counter are four LEDs
46
     reg [3:0] counter; // The LEDs are controlled using a 4-bit register
47
     wire my_clock; // Output of the clock divider, which is the slower clock
      clock_divider div(CLOCK, my_clock); // Instancation
49
     always @ (posedge my_clock) begin
50
         if (BUTTONS[0]) // If count up button is pressed
51
             counter <= counter + 1; // Register count up 1</pre>
52
```

src/counter.v

```
## Switches
  set_property PACKAGE_PIN G15 [get_ports {SWITCHES[0]}]
  set_property IOSTANDARD LVCMOS33 [get_ports {SWITCHES[0]}]
  set_property PACKAGE_PIN P15 [get_ports {SWITCHES[1]}]
  set_property IOSTANDARD LVCMOS33 [get_ports {SWITCHES[1]}]
  set_property PACKAGE_PIN W13 [get_ports {SWITCHES[2]}]
  set_property IOSTANDARD LVCMOS33 [get_ports {SWITCHES[2]}]
  set_property PACKAGE_PIN T16 [get_ports {SWITCHES[3]}]
12
  set_property IOSTANDARD LVCMOS33 [get_ports {SWITCHES[3]}]
13
14
  ##LEDs
15
16
  set_property PACKAGE_PIN M14 [get_ports {LEDS[0]}]
  set_property IOSTANDARD LVCMOS33 [get_ports {LEDS[0]}]
19
20 set_property PACKAGE_PIN M15 [get_ports {LEDS[1]}]
  set_property IOSTANDARD LVCMOS33 [get_ports {LEDS[1]}]
21
22
23 set_property PACKAGE_PIN G14 [get_ports {LEDS[2]}]
  set_property IOSTANDARD LVCMOS33 [get_ports {LEDS[2]}]
25
  set_property PACKAGE_PIN D18 [get_ports {LEDS[3]}]
26
  set_property IOSTANDARD LVCMOS33 [get_ports {LEDS[3]}]
27
28
29 ##Buttons
30 set_property PACKAGE_PIN R18 [get_ports {BUTTONS[0]}]
  set_property IOSTANDARD LVCMOS33 [get_ports {BUTTONS[0]}]
33 set_property PACKAGE_PIN P16 [get_ports {BUTTONS[1]}]
34 set_property IOSTANDARD LVCMOS33 [get_ports {BUTTONS[1]}]
35
  set_property PACKAGE_PIN V16 [get_ports {BUTTONS[2]}]
  set_property IOSTANDARD LVCMOS33 [get_ports {BUTTONS[2]}]
38
  ##CLOCK
39
40 set_property PACKAGE_PIN L16 [get_ports CLOCK]
41 set_property IOSTANDARD LVCMOS33 [get_ports CLOCK]
```

src/counter.xdc

```
6 // Create Date: 09/08/2018 01:31:37 PM
7 // Design Name:
8 // Module Name: jackpot
9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
  // Revision 0.01 - File Created
  // Additional Comments:
19 //
  20
  module clock_divider(clk_in, clk_out); // same clock divider from step 6
      input clk_in; // The input clock signal, fast clock
23
      output reg clk_out; // The output clock signal, the slower clock
24
      reg [23:0] clk_counter; // The counter is used to count the clock cycles
25
26
      initial begin
27
          clk_out = 0; // Initalize output clock signal to zero
28
      end
29
30
      always @(posedge clk_in) begin // at positive edge of input clock
31
          if (clk_counter == 24'hFFFFFF) begin // Count clock cycle up to 2^23-1
32
              clk_out <= ~clk_out; // Toggle output clock signal</pre>
33
              clk_counter <= 0; // Clear the counter register</pre>
34
          end
35
          else begin
36
              clk_counter = clk_counter + 1; // If clock cycle haven't reach 2^23-1,
37
      keep counting
          end
38
     end
39
  endmodule
40
  module jackpot(SWITCHES, LEDS, CLOCK, RESET); // jackpot implemented from state
      machine
      input [3:0] SWITCHES; // Initalize switches input
43
      input CLOCK; // Initalize clock signal
44
      input RESET; // Initalize reset button
45
      output reg [3:0] LEDS; // Initalize output LEDs
46
      wire my_clk; // This is the slow clock signal
47
48
      reg [1:0] state; //
      reg prev_state;
49
      reg [3:0] led_pattern;
50
      parameter IDLE = 2'b00, PUSHED = 2'b01, MISSED = 2'b10, WIN = 2'b11;
51
      clock_divider clk_div(CLOCK, my_clk);
52
53
      always @ (posedge my_clk or posedge RESET) begin
54
          if (RESET) led_pattern <= 4'b0001;</pre>
55
          else led_pattern <= led_pattern[3] ? 4'b0001 : led_pattern << 1;</pre>
56
      end
57
58
      always @ (posedge CLOCK) begin // jackpot logic (FSM)
59
          case(state)
60
61
              IDLE: begin
```

```
LEDS <= led_pattern;</pre>
62
                      if (SWITCHES) state <= PUSHED:</pre>
63
                  end
64
                 PUSHED: begin
65
                      if (SWITCHES != LEDS)
                            state <= MISSED;</pre>
67
                      else state <= WIN;</pre>
68
                 end
69
                 MISSED: begin
70
                      if (!SWITCHES) state <= IDLE;</pre>
71
                      LEDS <= led_pattern;</pre>
72
                  end
73
                  WIN: begin
74
                      LEDS <= 4'b1111;
75
                      if (RESET) state <= SWITCHES? MISSED: IDLE;</pre>
76
                  end
77
             endcase
78
        end
  endmodule
```

src/jackpot.v

```
## Switches
  set_property PACKAGE_PIN G15 [get_ports {SWITCHES[0]}]
  set_property IOSTANDARD LVCMOS33 [get_ports {SWITCHES[0]}]
  set_property PACKAGE_PIN P15 [get_ports {SWITCHES[1]}]
  set_property IOSTANDARD LVCMOS33 [get_ports {SWITCHES[1]}]
  set_property PACKAGE_PIN W13 [get_ports {SWITCHES[2]}]
  set_property IOSTANDARD LVCMOS33 [get_ports {SWITCHES[2]}]
10
11
12 set_property PACKAGE_PIN T16 [get_ports {SWITCHES[3]}]
  set_property IOSTANDARD LVCMOS33 [get_ports {SWITCHES[3]}]
14
  ##LEDs
15
16
  set_property PACKAGE_PIN M14 [get_ports {LEDS[0]}]
17
  set_property IOSTANDARD LVCMOS33 [get_ports {LEDS[0]}]
  set_property PACKAGE_PIN M15 [get_ports {LEDS[1]}]
20
  set_property IOSTANDARD LVCMOS33 [get_ports {LEDS[1]}]
21
22
  set_property PACKAGE_PIN G14 [get_ports {LEDS[2]}]
23
24 set_property IOSTANDARD LVCMOS33 [get_ports {LEDS[2]}]
26 set_property PACKAGE_PIN D18 [get_ports {LEDS[3]}]
27 set_property IOSTANDARD LVCMOS33 [get_ports {LEDS[3]}]
28
29 ##CLOCK
30 set_property PACKAGE_PIN L16 [get_ports CLOCK]
31 set_property IOSTANDARD LVCMOS33 [get_ports CLOCK]
33
  ##Reset button
34 set_property PACKAGE_PIN R18 [get_ports RESET]
35 set_property IOSTANDARD LVCMOS33 [get_ports RESET]
```

src/jackpot.xdc