

ECEN 749 Lab 1 Report

Tong Lu (UIN 621007982)

September 18, 2019



Introduction

In Lab 1 I learned the basics of Xilinx Vivado, from creating projects to write program into the FPGA board. After trying the whole process using LED switch project as an example, I also finished a counter module as well as a jackpot game module.

Procedure

1. Create "Counter" project on Vivado.
2. Finished "Counter.v" as the module source file, as well as the "counter.xdc" as the constraint file. The source code is attached in the appendix.
3. Run synthesis for the counter module, generate bitstream with on Vivado, turn on the FPGA board and write the bitstream to it.
4. Check and make sure the program is working as required on FPGA board.
5. Apply the same steps to Jackpot project.

Result

All three designed was finished and demonstrated to TA. The programs are working well and meet all the requirement on lab manual.

Conclusion

In this lab I learned the basics of Vivado and finished two modules by myself. During this lab I refreshed my knowledge on Verilog and learned how to debug Verilog code. This is a good introduction for me and it will help me a lot in the coming projects.

Question

- (a) Based on the reference manual, BTN0 correspond to R18, BTN1 correspond to P18, BTN2 correspond to V18, BTN3 correspond to Y18.
- (b) Using edge detection circuit can help synchronize the circuit behavior on each clock rising/falling edge. For example, if we are using level detection on counter, we won't be able to know how many times it will count on each clock cycle, but if we use edge detection circuit, the behavior of the circuit will be predictable.

Appendix

```
1 `timescale 1ns / 1ps
2 ///////////////////////////////////////////////////////////////////
3 // Company:
4 // Engineer:
5 //
6 // Create Date: 09/07/2018 10:47:37 AM
7 // Design Name:
8 // Module Name: switch
9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21
22
23 module switch(SWITCHES, LEDS);
24     input [3:0] SWITCHES;
25     output [3:0] LEDS;
26
27     assign LEDS[3:0] = SWITCHES[3:0];
28
29 endmodule
```

src/switch.v

```
1 ## Switches
2
3 set_property PACKAGE_PIN G15 [get_ports {SWITCHES[0]}]
4 set_property IOSTANDARD LVCMOS33 [get_ports {SWITCHES[0]}]
5
6 set_property PACKAGE_PIN P15 [get_ports {SWITCHES[1]}]
7 set_property IOSTANDARD LVCMOS33 [get_ports {SWITCHES[1]}]
8
9 set_property PACKAGE_PIN W13 [get_ports {SWITCHES[2]}]
10 set_property IOSTANDARD LVCMOS33 [get_ports {SWITCHES[2]}]
11
12 set_property PACKAGE_PIN T16 [get_ports {SWITCHES[3]}]
13 set_property IOSTANDARD LVCMOS33 [get_ports {SWITCHES[3]}]
14
15 ##LEDs
16
17 set_property PACKAGE_PIN M14 [get_ports {LEDS[0]}]
18 set_property IOSTANDARD LVCMOS33 [get_ports {LEDS[0]}]
19
20 set_property PACKAGE_PIN M15 [get_ports {LEDS[1]}]
21 set_property IOSTANDARD LVCMOS33 [get_ports {LEDS[1]}]
22
23 set_property PACKAGE_PIN G14 [get_ports {LEDS[2]}]
24 set_property IOSTANDARD LVCMOS33 [get_ports {LEDS[2]}]
25
```

```

26 set_property PACKAGE_PIN D18 [get_ports {LEDS[3]}]
27 set_property IOSTANDARD LVCMOS33 [get_ports {LEDS[3]}]

```

src/switch.xdc

```

1  `timescale 1ns / 1ps
2  ///////////////////////////////////////////////////////////////////
3  // Company:
4  // Engineer:
5  //
6  // Create Date: 09/07/2018 10:47:37 AM
7  // Design Name:
8  // Module Name: switch
9  // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21
22 // This is the module for module7: counter
23 module clock_divider(clk, out_clk);
24     input clk; // Input clock, which is the fast clock signal
25     output reg out_clk; // The output clock, the slower clock signal
26     reg [23:0] clk_counter; // The counter is used to count the cycle of the fast
        clock
27
28     initial begin
29         out_clk = 0; // Initalize output clock to zero
30     end
31
32     always @(posedge clk) begin
33         if (clk_counter == 24'hFFFFFF) begin // If the number of fast clock cycles
            reach 2^23-1
34             out_clk <= ~out_clk; // Toggle the clock output
35             clk_counter <= 0; // Clear the counter
36         end
37         else begin
38             clk_counter = clk_counter + 1; // If not, keep counting
39         end
40     end
41 endmodule
42
43 module counter(BUTTONS, LEDS, CLOCK); // This is the counter module
44     input [2:0] BUTTONS; // First define three button unputs: up, down, and reset
45     input CLOCK; // Input clock signal
46     output [3:0] LEDS; // The output of the counter are four LEDs
47     reg [3:0] counter; // The LEDs are controlled using a 4-bit register
48     wire my_clock; // Output of the clock divider, which is the slower clock
49     clock_divider div(CLOCK, my_clock); // Instancation
50     always @ (posedge my_clock) begin
51         if (BUTTONS[0]) // If count up button is pressed
52             counter <= counter + 1; // Register count up 1

```

```

53         if (BUTTONS[1]) // If count down button is pressed
54             counter <= counter - 1; // Register count down1
55         if (BUTTONS[2]) //If reset button is pressed
56             counter <= 0; // Set counter register to zero
57     end
58
59     assign LEDS[3:0] = counter[3:0]; // Connect LEDS with counter register
60 endmodule

```

src/counter.v

```

1 ## Switches
2
3 set_property PACKAGE_PIN G15 [get_ports {SWITCHES[0]}]
4 set_property IOSTANDARD LVCMOS33 [get_ports {SWITCHES[0]}]
5
6 set_property PACKAGE_PIN P15 [get_ports {SWITCHES[1]}]
7 set_property IOSTANDARD LVCMOS33 [get_ports {SWITCHES[1]}]
8
9 set_property PACKAGE_PIN W13 [get_ports {SWITCHES[2]}]
10 set_property IOSTANDARD LVCMOS33 [get_ports {SWITCHES[2]}]
11
12 set_property PACKAGE_PIN T16 [get_ports {SWITCHES[3]}]
13 set_property IOSTANDARD LVCMOS33 [get_ports {SWITCHES[3]}]
14
15 ##LEDs
16
17 set_property PACKAGE_PIN M14 [get_ports {LEDS[0]}]
18 set_property IOSTANDARD LVCMOS33 [get_ports {LEDS[0]}]
19
20 set_property PACKAGE_PIN M15 [get_ports {LEDS[1]}]
21 set_property IOSTANDARD LVCMOS33 [get_ports {LEDS[1]}]
22
23 set_property PACKAGE_PIN G14 [get_ports {LEDS[2]}]
24 set_property IOSTANDARD LVCMOS33 [get_ports {LEDS[2]}]
25
26 set_property PACKAGE_PIN D18 [get_ports {LEDS[3]}]
27 set_property IOSTANDARD LVCMOS33 [get_ports {LEDS[3]}]
28
29 ##Buttons
30 set_property PACKAGE_PIN R18 [get_ports {BUTTONS[0]}]
31 set_property IOSTANDARD LVCMOS33 [get_ports {BUTTONS[0]}]
32
33 set_property PACKAGE_PIN P16 [get_ports {BUTTONS[1]}]
34 set_property IOSTANDARD LVCMOS33 [get_ports {BUTTONS[1]}]
35
36 set_property PACKAGE_PIN V16 [get_ports {BUTTONS[2]}]
37 set_property IOSTANDARD LVCMOS33 [get_ports {BUTTONS[2]}]
38
39 ##CLOCK
40 set_property PACKAGE_PIN L16 [get_ports CLOCK]
41 set_property IOSTANDARD LVCMOS33 [get_ports CLOCK]

```

src/counter.xdc

```

1 `timescale 1ns / 1ps
2 //////////////////////////////////////
3 // Company:
4 // Engineer:

```

```

5 //
6 // Create Date: 09/08/2018 01:31:37 PM
7 // Design Name:
8 // Module Name: jackpot
9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
21
22 module clock_divider(clk_in, clk_out); // same clock divider from step 6
23     input clk_in; // The input clock signal, fast clock
24     output reg clk_out; // The output clock signal, the slower clock
25     reg [23:0] clk_counter; // The counter is used to count the clock cycles
26
27     initial begin
28         clk_out = 0; // Initialize output clock signal to zero
29     end
30
31     always @(posedge clk_in) begin // at positive edge of input clock
32         if (clk_counter == 24'hFFFFFF) begin // Count clock cycle up to 2^23-1
33             clk_out <= ~clk_out; // Toggle output clock signal
34             clk_counter <= 0; // Clear the counter register
35         end
36         else begin
37             clk_counter = clk_counter + 1; // If clock cycle haven't reach 2^23-1,
38             keep counting
39         end
40     end
41 endmodule
42
43 module jackpot(SWITCHES, LEDS, CLOCK, RESET); // jackpot implemented from state
44     machine
45     input [3:0] SWITCHES; // Initialize switches input
46     input CLOCK; // Initialize clock signal
47     input RESET; // Initialize reset button
48     output reg [3:0] LEDS; // Initialize output LEDs
49     wire my_clk; // This is the slow clock signal
50     reg [1:0] state; //
51     reg prev_state;
52     reg [3:0] led_pattern;
53     parameter IDLE = 2'b00, PUSHED = 2'b01, MISSED = 2'b10, WIN = 2'b11;
54     clock_divider clk_div(CLOCK, my_clk);
55
56     always @ (posedge my_clk or posedge RESET) begin
57         if (RESET) led_pattern <= 4'b0001;
58         else led_pattern <= led_pattern[3] ? 4'b0001 : led_pattern << 1;
59     end
60
61     always @ (posedge CLOCK) begin // jackpot logic (FSM)
62         case(state)
63             IDLE: begin

```

```

62         LEDS <= led_pattern;
63         if (SWITCHES) state <= PUSHED;
64     end
65     PUSHED: begin
66         if (SWITCHES != LEDS)
67             state <= MISSED;
68         else state <= WIN;
69     end
70     MISSED: begin
71         if (!SWITCHES) state <= IDLE;
72         LEDS <= led_pattern;
73     end
74     WIN: begin
75         LEDS <= 4'b1111;
76         if (RESET) state <= SWITCHES? MISSED: IDLE;
77     end
78 endcase
79 end
80 endmodule

```

src/jackpot.v

```

1  ## Switches
2
3  set_property PACKAGE_PIN G15 [get_ports {SWITCHES[0]}]
4  set_property IOSTANDARD LVCMOS33 [get_ports {SWITCHES[0]}]
5
6  set_property PACKAGE_PIN P15 [get_ports {SWITCHES[1]}]
7  set_property IOSTANDARD LVCMOS33 [get_ports {SWITCHES[1]}]
8
9  set_property PACKAGE_PIN W13 [get_ports {SWITCHES[2]}]
10 set_property IOSTANDARD LVCMOS33 [get_ports {SWITCHES[2]}]
11
12 set_property PACKAGE_PIN T16 [get_ports {SWITCHES[3]}]
13 set_property IOSTANDARD LVCMOS33 [get_ports {SWITCHES[3]}]
14
15 ##LEDs
16
17 set_property PACKAGE_PIN M14 [get_ports {LEDS[0]}]
18 set_property IOSTANDARD LVCMOS33 [get_ports {LEDS[0]}]
19
20 set_property PACKAGE_PIN M15 [get_ports {LEDS[1]}]
21 set_property IOSTANDARD LVCMOS33 [get_ports {LEDS[1]}]
22
23 set_property PACKAGE_PIN G14 [get_ports {LEDS[2]}]
24 set_property IOSTANDARD LVCMOS33 [get_ports {LEDS[2]}]
25
26 set_property PACKAGE_PIN D18 [get_ports {LEDS[3]}]
27 set_property IOSTANDARD LVCMOS33 [get_ports {LEDS[3]}]
28
29 ##CLOCK
30 set_property PACKAGE_PIN L16 [get_ports CLOCK]
31 set_property IOSTANDARD LVCMOS33 [get_ports CLOCK]
32
33 ##Reset button
34 set_property PACKAGE_PIN R18 [get_ports RESET]
35 set_property IOSTANDARD LVCMOS33 [get_ports RESET]

```

src/jackpot.xdc