ECEN 468 Lab Report

Tong Lu UIN 621007982

January 29, 2019



Introduction

In this lab, we added an interrupt signal to the IR-remote hardware from Lab 7 and created a Linux device driver for the IR-remote which utilizes this interrupt.

Procedure

- 1. Add the interrupt signal output into the ir_demod ip code (see Appendix), make the signal external, add U20 in constraint file (see Appendix) and regenerate bitstream.
- 2. Program FPGA again in SDK and observe the interrupt signal from oscilloscope.
- 3. Demonstrate the first part result to TA.
- 4. Examine irq_test.c, irq_test.h in /home/faculty/shared/ECEN449/449NeededFiles/module_examples.
- 5. Based on the example source code and the source code from lab 6, create the device driver ir_dev.c and ir_dev.h (see Appendix)
- 6. To implement the queue structure in device driver, I implemented circular array structure in msg_queue.h (see Appendix) and included it in ir_demod.h
- 7. Modify the makefile and cross compile:

```
make ARCH=arm CROSS COMPILE=arm-xilinx-linux-gnueabi-
```

- 8. Based on the devtest.c code from lab 6, create the devtest.c for lab 8 (see Appendix):
- 9. Cross compile:

```
arm-xilinx-linux-gnueabi-gcc -o devtest devtest.c
```

- 10. Enable interrupt feature in ZYNQ processor system and connect the IR_interrupt signal to the interrupt port on ZYNQ block.
- 11. Recreate the HDL wrapper and regenerate bitstream for the modified block design.
- 12. Create FSBL based on the new bitstream and regenerate Boot.bin.
- 13. Copy ir_demod.ko, devtest and Boot.bin files to the SD card and mount the SD card on FPGA:

```
mount /dev/mmcb1k0p1 /mnt/
```

14. load the module into Linux kernel on ZYBO board and run devtest:

```
insmod /mnt/ir_demod.ko
mknod /dev/ir_demod c 245 0
```

15. run the devtest executable file and demo the result to TA:

```
1 ./mnt/devtest
```

Result

All the programs was finished and demonstrated to TA. The programs are working well and meet all the requirement on lab manual.

```
[lvtongtom305@lin04-424cvlb modules] picocom -b 115200 /dev/ttyUSB1
 picocom v2.3a
4 port is
                : /dev/ttyUSB1
5 flowcontrol : none
6 baudrate is : 115200
7 parity is : none
8 databits are : 8
9 stopbits are : 1
10 escape is
                : C-a
11 local echo is : no
12 noinit is
                : no
noreset is
nolock is : no
send_cmd is : sz -vv
16 receive_cmd is : rz -vv -E
17 imap is
18 omap is
emap is : crcrlf, delbs,
20 logfile is : none
22 Type [C-a] [C-h] to see available commands
24 Terminal ready
25
26 Device: zynq_sdhci
 Manufacturer ID: 3
27
28 OEM: 5344
29 Name: SS08G
30 Tran Speed: 50000000
31 Rd Block Len: 512
32 SD version 3.0
33 High Capacity: Yes
34 Capacity: 7.4 GiB
35 Bus Width: 4-bit
36 reading uEnv.txt
37 ** Unable to read file uEnv.txt **
38 Copying Linux from SD to RAM...
39 reading uImage
40 3447904 bytes read in 303 ms (10.9 MiB/s)
41 reading devicetree.dtb
42 7486 bytes read in 15 ms (487.3 KiB/s)
43 reading uramdisk.image.gz
44 3693174 bytes read in 323 ms (10.9 MiB/s)
45 ## Booting kernel from Legacy Image at 03000000 ...
    Image Name: Linux-3.18.0-xilinx
47
    Image Type: ARM Linux Kernel Image (uncompressed)
    Data Size: 3447840 Bytes = 3.3 MiB
    Load Address: 00008000
    Entry Point: 00008000
    Verifying Checksum ... OK
 ## Loading init Ramdisk from Legacy Image at 02000000 ...
    Image Name:
     Image Type: ARM Linux RAMDisk Image (gzip compressed)
```

```
Data Size:
                 3693110 \text{ Bytes} = 3.5 \text{ MiB}
     Load Address: 00000000
     Entry Point: 00000000
57
     Verifying Checksum ... OK
58
59 ## Flattened Device Tree blob at 02a00000
     Booting using the fdt blob at 0x2a00000
     Loading Kernel Image ... OK
     Loading Ramdisk to 1f7aa000, end 1fb2fa36 ... OK
     Loading Device Tree to 1f7a5000, end 1f7a9d3d ... OK
  Starting kernel ...
  Booting Linux on physical CPU 0x0
68 Linux version 3.18.0-xilinx (lvtongtom305@lin05-424cvlb.ece.tamu.edu) (gcc version
      4.9.1 (Sourcery CodeBench Lite 2014.11-30) ) #1 SMP PREEMPT Fri Sep 28 21:04:24 CDT
      2018
69 CPU: ARMv7 Processor [413fc090] revision 0 (ARMv7), cr=18c5387d
70 CPU: PIPT / VIPT nonaliasing data cache, VIPT aliasing instruction cache
71 Machine model: Xilinx Zyng
72 cma: Reserved 16 MiB at 0x1e400000
73 Memory policy: Data cache writealloc
74 PERCPU: Embedded 10 pages/cpu @5fbd3000 s8768 r8192 d24000 u40960
75 Built 1 zonelists in Zone order, mobility grouping on. Total pages: 130048
76 Kernel command line: console=ttyPS0,115200 root=/dev/ram rw earlyprintk
77 PID hash table entries: 2048 (order: 1, 8192 bytes)
  Dentry cache hash table entries: 65536 (order: 6, 262144 bytes)
 Inode-cache hash table entries: 32768 (order: 5, 131072 bytes)
80 Memory: 492632K/524288K available (4650K kernel code, 258K rwdata, 1616K rodata, 212K
      init, 219K bss, 31656K reserved, 0K highmem)
  Virtual kernel memory layout:
81
     vector : 0xffff0000 - 0xffff1000
     fixmap : 0xffc00000 - 0xffe00000 (2048 kB)
     vmalloc: 0x60800000 - 0xff000000 (2536 MB)
     lowmem : 0x40000000 - 0x60000000 ( 512 MB)
85
     pkmap
             : 0x3fe00000 - 0x40000000 ( 2 MB)
86
     modules : 0x3f000000 - 0x3fe00000
                                         ( 14 MB)
87
        .text : 0x40008000 - 0x40626b1c (6267 kB)
        .init : 0x40627000 - 0x4065c000
                                          ( 212 kB)
        .data : 0x4065c000 - 0x4069cb60
                                          (259 kB)
         .bss : 0x4069cb60 - 0x406d3a78
                                          ( 220 kB)
92 Preemptible hierarchical RCU implementation.
      Dump stacks of tasks blocking RCU-preempt GP.
      RCU restricting CPUs from NR_CPUS=4 to nr_cpu_ids=2.
95 RCU: Adjusting geometry for rcu_fanout_leaf=16, nr_cpu_ids=2
% NR_IRQS:16 nr_irqs:16 16
97 L2C-310 erratum 769419 enabled
98 L2C-310 enabling early BRESP for Cortex-A9
99 L2C-310 full line of zeros enabled for Cortex-A9
100 L2C-310 ID prefetch enabled, offset 1 lines
101 L2C-310 dynamic clock gating enabled, standby mode enabled
102 L2C-310 cache controller enabled, 8 ways, 512 kB
103 L2C-310: CACHE_ID 0x410000c8, AUX_CTRL 0x76360001
104 ps7-slcr mapped to 60804000
105 zynq_clock_init: clkc starts at 60804100
106 Zynq clock init
sched_clock: 64 bits at 325MHz, resolution 3ns, wraps every 3383112499200ns
108 ps7-ttc #0 at 60806000, irq=43
109 Console: colour dummy device 80x30
Calibrating delay loop... 1292.69 BogoMIPS (lpj=6463488)
```

```
pid_max: default: 32768 minimum: 301
Mount-cache hash table entries: 1024 (order: 0, 4096 bytes)
Mountpoint-cache hash table entries: 1024 (order: 0, 4096 bytes)
114 CPU: Testing write buffer coherency: ok
115 CPUO: thread -1, cpu 0, socket 0, mpidr 80000000
116 Setting up static identity map for 0x467598 - 0x4675f0
117 CPU1: Booted secondary processor
118 CPU1: thread -1, cpu 1, socket 0, mpidr 80000001
119 Brought up 2 CPUs
120 SMP: Total of 2 processors activated.
121 CPU: All CPU(s) started in SVC mode.
122 devtmpfs: initialized
123 VFP support v0.3: implementor 41 architecture 3 part 30 variant 9 rev 4
124 regulator-dummy: no parameters
125 NET: Registered protocol family 16
126 DMA: preallocated 256 KiB pool for atomic coherent allocations
127 cpuidle: using governor ladder
128 cpuidle: using governor menu
129 hw-breakpoint: found 5 (+1 reserved) breakpoint and 1 watchpoint registers.
130 hw-breakpoint: maximum watchpoint size is 4 bytes.
131 zyng-ocm f800c000.ps7-ocmc: ZYNQ OCM pool: 256 KiB @ 0x60880000
132 vgaarb: loaded
133 SCSI subsystem initialized
usbcore: registered new interface driver usbfs
usbcore: registered new interface driver hub
136 usbcore: registered new device driver usb
media: Linux media interface: v0.10
138 Linux video capture interface: v2.00
pps_core: LinuxPPS API ver. 1 registered
pps_core: Software ver. 5.3.6 - Copyright 2005-2007 Rodolfo Giometti <giometti@linux.
     it>
141 PTP clock support registered
142 EDAC MC: Ver: 3.0.0
Advanced Linux Sound Architecture Driver Initialized.
144 Switched to clocksource arm_global_timer
145 NET: Registered protocol family 2
146 TCP established hash table entries: 4096 (order: 2, 16384 bytes)
TCP bind hash table entries: 4096 (order: 3, 32768 bytes)
TCP: Hash tables configured (established 4096 bind 4096)
149 TCP: reno registered
UDP hash table entries: 256 (order: 1, 8192 bytes)
UDP-Lite hash table entries: 256 (order: 1, 8192 bytes)
NET: Registered protocol family 1
153 RPC: Registered named UNIX socket transport module.
RPC: Registered udp transport module.
155 RPC: Registered tcp transport module.
156 RPC: Registered tcp NFSv4.1 backchannel transport module.
157 Trying to unpack rootfs image as initramfs...
158 rootfs image is not initramfs (no cpio magic); looks like an initrd
159 Freeing initrd memory: 3608K (5f7aa000 - 5fb30000)
160 hw perfevents: enabled with armv7_cortex_a9 PMU driver, 7 counters available
futex hash table entries: 512 (order: 3, 32768 bytes)
162 jffs2: version 2.2. (NAND) (SUMMARY) © 2001-2006 Red Hat, Inc.
msgmni has been set to 1001
164 io scheduler noop registered
165 io scheduler deadline registered
io scheduler cfq registered (default)
167 dma-pl330 f8003000.ps7-dma: Loaded driver for PL330 DMAC-241330
168 dma-p1330 f8003000.ps7-dma: DBUFF-128x8bytes Num_Chans-8 Num_Peri-4 Num_Events-16
```

```
169 xuartps e0001000.serial: ttyPS0 at MMIO 0xe0001000 (irg = 82, base_baud = 3125000) is
      a xuartps
170 console [ttyPS0] enabled
| xdevcfg f8007000.ps7-dev-cfg: ioremap 0xf8007000 to 6086c000
172 [drm] Initialized drm 1.1.0 20060810
173 brd: module loaded
174 loop: module loaded
175 CAN device driver interface
176 e1000e: Intel(R) PRO/1000 Network Driver - 2.3.2-k
e1000e: Copyright(c) 1999 - 2014 Intel Corporation.
178 libphy: XEMACPS mii bus: probed
| xemacps e000b000.ps7-ethernet: invalid address, use random
180 xemacps e000b000.ps7-ethernet: MAC updated 8a:0b:61:1b:32:7e
181 xemacps e000b000.ps7-ethernet: pdev->id -1, baseaddr 0xe000b000, irg 54
ehci_hcd: USB 2.0 'Enhanced' Host Controller (EHCI) Driver
183 ehci-pci: EHCI PCI platform driver
184 ULPI transceiver vendor/product ID 0x0424/0x0007
185 Found SMSC USB3320 ULPI transceiver.
186 ULPI integrity check: passed.
187 zyng-ehci zyng-ehci.0: Xilinx Zyng USB EHCI Host Controller
188 zynq-ehci zynq-ehci.0: new USB bus registered, assigned bus number 1
zynq-ehci zynq-ehci.0: irq 53, io mem 0x00000000
zyng-ehci zyng-ehci.0: USB 2.0 started, EHCI 1.00
191 hub 1-0:1.0: USB hub found
192 hub 1-0:1.0: 1 port detected
usbcore: registered new interface driver usb-storage
mousedev: PS/2 mouse device common for all mice
195 i2c /dev entries driver
196 Xilinx Zynq CpuIdle Driver started
197 sdhci: Secure Digital Host Controller Interface driver
198 sdhci: Copyright(c) Pierre Ossman
199 sdhci-pltfm: SDHCI platform and OF driver helper
200 sdhci-arasan e0100000.ps7-sdio: No vmmc regulator found
201 sdhci-arasan e0100000.ps7-sdio: No vqmmc regulator found
202 mmcO: SDHCI controller on e0100000.ps7-sdio [e0100000.ps7-sdio] using ADMA
203 ledtrig-cpu: registered to indicate activity on CPUs
204 usbcore: registered new interface driver usbhid
205 usbhid: USB HID core driver
206 TCP: cubic registered
207 NET: Registered protocol family 17
208 can: controller area network core (rev 20120528 abi 9)
209 NET: Registered protocol family 29
210 can: raw protocol (rev 20120528)
211 can: broadcast manager protocol (rev 20120528 t)
212 can: netlink gateway (rev 20130117) max_hops=1
213 zynq_pm_ioremap: no compatible node found for 'xlnx,zynq-ddrc-a05'
214 zynq_pm_late_init: Unable to map DDRC IO memory.
215 Registering SWP/SWPB emulation handler
216 drivers/rtc/hctosys.c: unable to open rtc device (rtc0)
217 ALSA device list:
   No soundcards found.
219 RAMDISK: gzip image found at block 0
220 mmc0: new high speed SDHC card at address aaaa
221 mmcblk0: mmc0:aaaa SS08G 7.40 GiB
222 mmcblk0: p1
223 EXT2-fs (ram0): warning: mounting unchecked fs, running e2fsck is recommended
224 VFS: Mounted root (ext2 filesystem) on device 1:0.
225 devtmpfs: mounted
226 Freeing unused kernel memory: 212K (40627000 - 4065c000)
```

```
227 Starting rcS...
228 ++ Mounting filesystem
229 ++ Setting up mdev
230 ++ Starting telnet daemon
231 ++ Starting http daemon
232 ++ Starting ftp daemon
233 ++ Starting dropbear (ssh) daemon
234 random: dropbear urandom read with 1 bits of entropy available
235 rcS Complete
236 zynq> mount /dev/mmcblk0p1 /mnt/
237 FAT-fs (mmcblk0p1): Volume was not properly unmounted. Some data may be corrupt.
      Please run fsck.
238 zyng> insmod /mnt/ir_dev.ko
Registered a device with dynamic Major number of 245
240 Create a device file for this device with this command:
'mknod /dev/ir_demod c 245 0'.
242 zynq> mknod /dev/ir_demod c 245 0
243 zynq> ./mnt/devtest
244 message Reading...1th interrupt: raw_data = 490
245 2th interrupt: raw_data = 490
246 3th interrupt: raw_data = 490
4th interrupt: raw_data = 490
248 5th interrupt: raw_data = 490
249 6th interrupt: raw_data = 490
250 7th interrupt: raw_data = 490
251 8th interrupt: raw_data = 490
252 9th interrupt: raw_data = 490
253 10th interrupt: raw_data = 490
254
255 message Reading...message = 0x490
256
257 message Reading...message = 0x490
258
259 message Reading...message = 0x490
260
261 message Reading...message = 0x490
262 11th interrupt: raw_data = 610
263 12th interrupt: raw_data = 610
264 13th interrupt: raw_data = 610
265 14th interrupt: raw_data = 610
266 15th interrupt: raw_data = 610
267 16th interrupt: raw_data = 610
268 17th interrupt: raw_data = 610
269 18th interrupt: raw_data = 610
270 19th interrupt: raw_data = 610
272 message Reading...message = 0x490
274 message Reading...message = 0x490
  message Reading...message = 0x490
276
278 message Reading...message = 0x490
```

src/terminal_printout

•

Conclusion

In this lab, in this lab, I used the all the knowledge and experience from previous labs to create the the IR-remote hardware with interrupt feature and a Linux device driver for the IR-remote which utilizes this interrupt. This lab took me a lot of time but in the end I learned a lot.

Answer to Questions

- (a) Contrast the use of an interrupt based device driver with the polling method used in the previous lab.
 - According to the lecture slides, interrupts are better if the processor has other work to do and the time to respond to events aren't absolutely critical.
 - On the other hand, polling can be better if the processor has nothing better to do and has to respond to an event ASAP.
- (b) Are there any race conditions that your device driver does not address? If so, what are they and how would you fix them?
 - Yes. The race condition can happen when both devtest and irq_handler are accessing the message queue at same time. One possible solution is to use semaphore and allow only one thread to access the queue at any time.
- (c) If you register your interrupt handler as a 'fast' interrupt (i.e. with the SA_INTERRUPT flag set), what precautions must you take when developing your interrupt handler routine? Why is this so? Taking this into consideration, what modifications would you make to your existing IR-remote device driver?
 - "Fast" means the interrupt should be handled very quickly, compared to the so called "slow interrupt". To make this work properly, we should think about the time consumption when we develop the interrupt handler. I will delete all the printk statement in the interrupt handler and remove all of the debug variables. This will make the handler less time-consuming.
- (d) What would happen if you specified an incorrect IRQ number when registering your interrupt handler? Would your system still function properly? Why or why not?
 - If we specified an incorrect IRQ number, then the system will not function properly, because the interrupt handler will not be register correctly, and device driver will not work.

Appendix

```
`timescale 1 ns / 1 ps
     module ir_demod_v2_0_S00_AXI #
          // Users to add parameters here
          // User parameters ends
          // Do not modify the parameters beyond this line
          // Width of S_AXI data bus
11
          parameter integer C_S_AXI_DATA_WIDTH
                                                    = 32,
          // Width of S_AXI address bus
          parameter integer C_S_AXI_ADDR_WIDTH
14
                                                    = 4
15
      )
16
          // Users to add ports here
17
          input wire IR_signal, // IR_signal from amplifier circuit
18
          output reg IR_interrupt, // interrupt signal for ZYNQ system
          /*output reg [C_S_AXI_DATA_WIDTH-1:0]
                                                 slv_req0,
20
          output reg [C_S_AXI_DATA_WIDTH-1:0] slv_reg1,
21
          output reg [C_S_AXI_DATA_WIDTH-1:0] slv_reg2,
22
          output reg [C_S_AXI_DATA_WIDTH-1:0] slv_reg3,
23
          * /
24
          // User ports ends
25
          // Do not modify the ports beyond this line
          // Global Clock Signal
          input wire S_AXI_ACLK,
29
          // Global Reset Signal. This Signal is Active LOW
30
          input wire S_AXI_ARESETN,
31
          // Write address (issued by master, acceped by Slave)
32
          input wire [C_S_AXI_ADDR_WIDTH-1 : 0] S_AXI_AWADDR,
33
          // Write channel Protection type. This signal indicates the
34
              // privilege and security level of the transaction, and whether
35
              // the transaction is a data access or an instruction access.
36
          input wire [2 : 0] S_AXI_AWPROT,
37
          // Write address valid. This signal indicates that the master signaling
38
              // valid write address and control information.
39
          input wire S_AXI_AWVALID,
40
41
          // Write address ready. This signal indicates that the slave is ready
              // to accept an address and associated control signals.
42
          output wire S_AXI_AWREADY,
43
          // Write data (issued by master, acceped by Slave)
44
          input wire [C_S_AXI_DATA_WIDTH-1 : 0] S_AXI_WDATA,
45
          // Write strobes. This signal indicates which byte lanes hold
              // valid data. There is one write strobe bit for each eight
47
              // bits of the write data bus.
48
          input wire [(C_S_AXI_DATA_WIDTH/8)-1: 0] S_AXI_WSTRB,
49
          // Write valid. This signal indicates that valid write
50
              // data and strobes are available.
51
          input wire S_AXI_WVALID,
          // Write ready. This signal indicates that the slave
54
              // can accept the write data.
          output wire S_AXI_WREADY,
          // Write response. This signal indicates the status
```

```
// of the write transaction.
          output wire [1 : 0] S_AXI_BRESP,
58
          // Write response valid. This signal indicates that the channel
59
              // is signaling a valid write response.
60
          output wire S_AXI_BVALID,
61
          // Response ready. This signal indicates that the master
62
              // can accept a write response.
63
          input wire S AXI BREADY,
64
          // Read address (issued by master, acceped by Slave)
65
          input wire [C_S_AXI_ADDR_WIDTH-1 : 0] S_AXI_ARADDR,
66
          // Protection type. This signal indicates the privilege
67
              // and security level of the transaction, and whether the
              // transaction is a data access or an instruction access.
69
          input wire [2 : 0] S_AXI_ARPROT,
70
          // Read address valid. This signal indicates that the channel
71
              // is signaling valid read address and control information.
72
          input wire S_AXI_ARVALID,
73
          // Read address ready. This signal indicates that the slave is
74
              // ready to accept an address and associated control signals.
75
76
          output wire S_AXI_ARREADY,
          // Read data (issued by slave)
77
          output wire [C_S_AXI_DATA_WIDTH-1 : 0] S_AXI_RDATA,
78
          // Read response. This signal indicates the status of the
79
              // read transfer.
          output wire [1 : 0] S_AXI_RRESP,
81
          // Read valid. This signal indicates that the channel is
82
              // signaling the required read data.
83
          output wire S_AXI_RVALID,
84
          // Read ready. This signal indicates that the master can
85
              // accept the read data and response information.
86
          input wire S_AXI_RREADY
87
      );
89
          // AXI4LITE signals
90
          reg [C_S_AXI_ADDR_WIDTH-1 : 0] axi_awaddr;
91
                  axi_awready;
92
          rea
                  axi_wready;
93
          reg
          reg [1 : 0] axi_bresp;
                  axi_bvalid;
95
          reg [C_S_AXI_ADDR_WIDTH-1 : 0] axi_araddr;
96
                  axi_arready;
          rea
97
          reg [C_S_AXI_DATA_WIDTH-1 : 0] axi_rdata;
98
          reg [1 : 0] axi_rresp;
99
                 axi_rvalid;
100
          reg
102
          // Example-specific design signals
          // local parameter for addressing 32 bit / 64 bit C_S_AXI_DATA_WIDTH
103
          // ADDR_LSB is used for addressing 32/64 bit registers/memories
104
          // ADDR_LSB = 2 for 32 bits (n downto 2)
105
          // ADDR_LSB = 3 for 64 bits (n downto 3)
          localparam integer ADDR_LSB = (C_S_AXI_DATA_WIDTH/32) + 1;
107
          localparam integer OPT_MEM_ADDR_BITS = 1;
108
109
          //-- Signals for user logic register space example
110
111
          //-- Number of Slave Registers 4
112
          reg [C_S_AXI_DATA_WIDTH-1:0] slv_reg0;
113
          reg [C_S_AXI_DATA_WIDTH-1:0] slv_reg1;
115
          reg [C_S_AXI_DATA_WIDTH-1:0] slv_reg2;
```

```
reg [C_S_AXI_DATA_WIDTH-1:0]
                                               slv reg3;
116
           wire
                     slv_reg_rden;
117
           wire
                     slv_reg_wren;
118
           reg [C_S_AXI_DATA_WIDTH-1:0]
                                                reg_data_out;
119
           integer byte_index;
120
121
122
           // I/O Connections assignments
123
           assign S_AXI_AWREADY
                                      = axi_awready;
124
           assign S_AXI_WREADY = axi_wready;
125
           assign S_AXI_BRESP = axi_bresp;
120
           assign S_AXI_BVALID = axi_bvalid;
127
           assign S_AXI_ARREADY
                                     = axi_arready;
128
           assign S_AXI_RDATA = axi_rdata;
129
           assign S_AXI_RRESP = axi_rresp;
130
           assign S_AXI_RVALID = axi_rvalid;
131
           // Implement axi_awready generation
132
           // axi_awready is asserted for one S_AXI_ACLK clock cycle when both
133
           // S_AXI_AWVALID and S_AXI_WVALID are asserted. axi_awready is
134
135
           // de-asserted when reset is low.
136
           always @( posedge S_AXI_ACLK )
137
           begin
138
             if ( S_AXI_ARESETN == 1'b0 )
139
                begin
140
                  axi_awready <= 1'b0;
141
                end
142
             else
143
               begin
144
                  if (~axi_awready && S_AXI_AWVALID && S_AXI_WVALID)
145
                    begin
146
                      // slave is ready to accept write address when
147
148
                      // there is a valid write address and write data
                      // on the write address and data bus. This design
149
                      // expects no outstanding transactions.
150
                      axi_awready <= 1'b1;</pre>
151
                    end
152
                  else
153
                    begin
154
                      axi_awready <= 1'b0;
155
                    end
156
                end
157
           end
158
159
           // Implement axi_awaddr latching
161
           // This process is used to latch the address when both
           // S_AXI_AWVALID and S_AXI_WVALID are valid.
162
163
           always @( posedge S_AXI_ACLK )
164
           begin
165
             if ( S_AXI_ARESETN == 1'b0 )
                begin
167
                  axi_awaddr <= 0;
168
                end
169
             else
170
               begin
171
                  if (~axi_awready && S_AXI_AWVALID && S_AXI_WVALID)
172
173
                    begin
174
                      // Write Address latching
```

```
axi awaddr <= S AXI AWADDR;
175
                    end
176
                end
177
           end
178
179
           // Implement axi_wready generation
180
181
           // axi_wready is asserted for one S_AXI_ACLK clock cycle when both
           // S AXI AWVALID and S AXI WVALID are asserted. axi wready is
182
           // de-asserted when reset is low.
183
184
           always @( posedge S_AXI_ACLK )
185
           begin
186
             if ( S_AXI_ARESETN == 1'b0 )
187
               begin
188
                  axi_wready <= 1'b0;</pre>
189
                end
190
             else
191
               begin
192
                  if (~axi_wready && S_AXI_WVALID && S_AXI_AWVALID)
193
                    begin
194
                      // slave is ready to accept write data when
195
                      // there is a valid write address and write data
196
                      // on the write address and data bus. This design
197
                      // expects no outstanding transactions.
                      axi_wready <= 1'b1;</pre>
199
                    end
200
                  else
201
                    begin
202
                      axi_wready <= 1'b0;
203
                    end
204
                end
205
           end
206
207
           // Implement memory mapped register select and write logic generation
208
           // The write data is accepted and written to memory mapped registers when
209
           // axi_awready, S_AXI_WVALID, axi_wready and S_AXI_WVALID are asserted. Write
210
      strobes are used to
           // select byte enables of slave registers while writing.
211
           // These registers are cleared when reset (active low) is applied.
212
           // Slave register write enable is asserted when valid address and data are
213
      available
           // and the slave is ready to accept the write address and write data.
214
           assign slv_reg_wren = axi_wready && S_AXI_WVALID && axi_awready &&
215
      S_AXI_AWVALID;
216
           /*
217
           always @( posedge S_AXI_ACLK )
           begin
218
             if ( S_AXI_ARESETN == 1'b0 )
219
               begin
220
                  slv_reg0 <= 0;
221
                  slv_reg1 <= 0;
222
                  slv_reg2 <= 0;
223
                  slv_reg3 <= 0;
224
               end
225
             else begin
226
               if (slv_reg_wren)
227
                  begin
228
229
                    case ( axi_awaddr[ADDR_LSB+OPT_MEM_ADDR_BITS:ADDR_LSB] )
230
                      2'h0:
```

```
for (byte index = 0; byte index <= (C S AXI DATA WIDTH/8)-1;
231
      byte_index = byte_index+1 )
                           if ( S_AXI_WSTRB[byte_index] == 1 ) begin
232
                             // Respective byte enables are asserted as per write strobes
233
                             // Slave register 0
234
                             slv_req0[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +:</pre>
235
        81;
                           end
236
                      2'h1:
237
                        for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1;</pre>
238
      byte_index = byte_index+1 )
                           if ( S_AXI_WSTRB[byte_index] == 1 ) begin
239
                             // Respective byte enables are asserted as per write strobes
240
                             // Slave register 1
241
                             slv_req1[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +:</pre>
242
       8];
                           end
243
                      2'h2:
244
                        for (byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1;
245
      byte_index = byte_index+1 )
                           if ( S_AXI_WSTRB[byte_index] == 1 ) begin
246
                             // Respective byte enables are asserted as per write strobes
247
                             // Slave register 2
248
                             slv_reg2[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +:</pre>
       8];
250
                      2'h3:
25
                        for (byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1;
252
      byte_index = byte_index+1 )
                           if (S_AXI_WSTRB[byte_index] == 1) begin
253
                             // Respective byte enables are asserted as per write strobes
254
                             // Slave register 3
255
256
                             slv_reg3[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +:</pre>
        8];
                           end
257
                      default : begin
258
                                    slv_reg0 <= slv_reg0;</pre>
259
                                    slv_reg1 <= slv_reg1;</pre>
                                    slv_reg2 <= slv_reg2;
261
                                    slv_reg3 <= slv_reg3;
262
263
                    endcase
264
                  end
265
             end
266
           end
267
268
           * /
           // Implement write response logic generation
269
           // The write response and response valid signals are asserted by the slave
270
           // when axi_wready, S_AXI_WVALID, axi_wready and S_AXI_WVALID are asserted.
271
           // This marks the acceptance of address and indicates the status of
272
           // write transaction.
273
27
           always @( posedge S_AXI_ACLK )
275
           begin
276
             if ( S_AXI_ARESETN == 1'b0 )
277
               begin
278
                  axi_bvalid <= 0;</pre>
279
                               <= 2'b0;
                  axi_bresp
280
281
               end
```

```
else
282
                begin
283
                  if (axi_awready && S_AXI_AWVALID && ~axi_bvalid && axi_wready &&
284
      S_AXI_WVALID)
                    begin
285
                       // indicates a valid write response is available
286
                      axi_bvalid <= 1'b1;</pre>
287
                      axi bresp <= 2'b0; // 'OKAY' response
288
                                             // work error responses in future
                    end
289
                  else
290
                    begin
29
                      if (S_AXI_BREADY && axi_bvalid)
                         //check if bready is asserted while bvalid is high)
293
                         //(there is a possibility that bready is always asserted high)
294
                         begin
295
                           axi_bvalid <= 1'b0;
296
                         end
297
                    end
298
                end
299
           end
300
301
           // Implement axi_arready generation
302
           // axi_arready is asserted for one S_AXI_ACLK clock cycle when
303
           // S_AXI_ARVALID is asserted. axi_awready is
           // de-asserted when reset (active low) is asserted.
305
           // The read address is also latched when S_AXI_ARVALID is
306
           // asserted. axi_araddr is reset to zero on reset assertion.
307
308
           always @( posedge S_AXI_ACLK )
309
           begin
310
             if ( S_AXI_ARESETN == 1'b0 )
311
                begin
312
                  axi_arready <= 1'b0;</pre>
313
                  axi_araddr <= 32'b0;
314
                end
315
             else
316
               begin
313
                  if (~axi_arready && S_AXI_ARVALID)
318
                    begin
319
                      // indicates that the slave has acceped the valid read address
320
                      axi_arready <= 1'b1;</pre>
321
                      // Read address latching
322
                      axi_araddr <= S_AXI_ARADDR;</pre>
323
                    end
324
                  else
325
326
                    begin
                      axi_arready <= 1'b0;
327
                    end
328
                end
329
           end
330
33
           // Implement axi_arvalid generation
332
           // axi_rvalid is asserted for one S_AXI_ACLK clock cycle when both
333
           // S_AXI_ARVALID and axi_arready are asserted. The slave registers
334
           // data are available on the axi_rdata bus at this instance. The
335
           // assertion of axi_rvalid marks the validity of read data on the
336
           // bus and axi_rresp indicates the status of read transaction.axi_rvalid
337
           // is deasserted on reset (active low). axi_rresp and axi_rdata are
338
339
           // cleared to zero on reset (active low).
```

```
always @( posedge S_AXI_ACLK )
340
           begin
341
              if ( S_AXI_ARESETN == 1'b0 )
342
                begin
343
                  axi_rvalid <= 0;</pre>
344
                  axi_rresp <= 0;</pre>
345
                end
346
              else
347
                begin
348
                  if (axi_arready && S_AXI_ARVALID && ~axi_rvalid)
349
                    begin
350
                       // Valid read data is available at the read data bus
35
                       axi rvalid <= 1'b1;
352
                       axi_rresp <= 2'b0; // 'OKAY' response</pre>
353
                    end
354
                  else if (axi_rvalid && S_AXI_RREADY)
355
                    begin
356
                       // Read data is accepted by the master
357
                       axi_rvalid <= 1'b0;</pre>
358
359
                    end
                end
360
           end
361
362
           // Implement memory mapped register select and read logic generation
           // Slave register read enable is asserted when valid address is available
           // and the slave is ready to accept the read address.
365
           assign slv_reg_rden = axi_arready & S_AXI_ARVALID & ~axi_rvalid;
366
           always @(*)
367
           begin
368
                  // Address decoding for reading registers
369
                  case ( axi_araddr[ADDR_LSB+OPT_MEM_ADDR_BITS:ADDR_LSB] )
370
                    2'h0
                           : reg_data_out <= slv_reg0;
371
372
                    2'h1
                           : reg_data_out <= slv_reg1;
                    2'h2
                           : reg_data_out <= slv_reg2;
373
                    2'h3
                           : reg_data_out <= slv_reg3;
374
                    default : reg_data_out <= 0;</pre>
375
                  endcase
376
           end
377
378
           // Output register or memory read data
379
           always @( posedge S_AXI_ACLK )
380
           begin
381
              if ( S_AXI_ARESETN == 1'b0 )
382
                begin
383
384
                  axi_rdata <= 0;</pre>
385
                end
              else
386
                begin
387
                  // When there is a valid read address (S_AXI_ARVALID) with
388
                  // acceptance of read address by the slave (axi_arready),
389
                  // output the read dada
390
                  if (slv_reg_rden)
391
                    begin
392
                       axi_rdata <= reg_data_out;</pre>
                                                      // register read data
393
                    end
394
                end
395
           end
396
397
398
           // Add user logic here
```

```
reg [31:0] pulse_length_counter; // measure the length of each pulse
399
           reg [1:0] state; // state varible for FSM
400
           reg [3:0] pulse_idx; // measure the number of pulses for decoding
401
           reg [11:0] temp_reg0; // store temporary value
402
           parameter START = 2'b00, LEN0 = 2'b01, LEN1 = 2'b10, OTHER = 2'b11;
403
           reg IR_signal_prev; // IR signal from previous clock cycle
404
           reg [31:0] slv_reg1_prev; // slv_reg1 value from previous clock cycle
405
           always @(posedge S_AXI_ACLK) begin // set up counter
406
                if ( S_AXI_ARESETN == 1'b0 ) begin // reset
407
                    pulse_length_counter <= 0; //reset counter</pre>
408
                    state <= OTHER; // reset state</pre>
                end
410
                else begin
411
                    if (~IR_signal) begin // if IR_signal is 0
412
                         pulse_length_counter <= pulse_length_counter + 1; //increment</pre>
413
                    end
414
                    else begin // if IR_signal is 1
415
                         pulse_length_counter <= 0; // counter set to zero</pre>
416
                    end
417
418
                    if (pulse_length_counter > 40_000 && pulse_length_counter <= 50_000)</pre>
419
      begin
                         state <= LENO; // around 0.6ms, or 45_000 cycles
420
42
                    end
                    else if (pulse_length_counter > 85_000 && pulse_length_counter <= 95</pre>
422
      _000) begin
                         state <= LEN1; // around 1.2ms, or 90_000 cycles
423
424
                    else if (pulse_length_counter > 175_000 && pulse_length_counter <= 185</pre>
425
      _000) begin
                         state <= START; // around 2.4ms, or 180_000 cycles</pre>
426
                    end
427
                    else begin
428
                         state <= OTHER; // Other
429
                    end
430
                end
431
           end
432
433
           always @(posedge IR_signal) begin // when IR signal rises, send out state
434
                case(state)
435
                    START: begin // when start is received
436
                         //slv_reg0 <= 0;
437
                         temp_reg0 <= 0; // set temp to 0</pre>
438
                         pulse_idx <= 0; // index varible reset</pre>
439
                    end
441
                    LENO: begin // when 0 is received
                         if (pulse_idx < 11) begin // for the first 11 bits</pre>
442
                             temp_reg0[11 - pulse_idx] <= 0; // push 0
443
                             pulse_idx <= pulse_idx + 1; // increment idx</pre>
444
                         end
445
                         if (pulse_idx == 11) begin // last bit
446
                             slv_reg0 <= temp_reg0; // push temp to slv_reg0</pre>
447
                             if (slv_reg1 >= 1) begin
448
                                  slv_reg1 <= slv_reg1 +1; // slv_reg1 increment</pre>
449
450
                             else begin // initalize reg1
451
                                  slv_reg1 <= 1;
452
453
                             end
454
                         end
```

```
end
455
                    LEN1: begin // when 1 is received
456
                         if (pulse_idx < 11) begin // for the first 11 bits</pre>
457
                             temp_reg0[11 - pulse_idx] <= 1; // push 1
458
                             pulse_idx <= pulse_idx + 1; // increment idx</pre>
459
                         end
460
                         if (pulse_idx == 11) begin // last bit
461
                             slv_reg0 <= temp_reg0 + 1; // push temp to slv_reg0, with the</pre>
462
      last "1"
                             if (slv_reg1 >= 1) begin
463
                                  slv_reg1 <= slv_reg1 +1; // slv_reg1 increment</pre>
                              end
46
                             else begin // initalize reg1
466
                                  slv_req1 <= 1;
467
                             end
468
                         end
469
                    end
470
                    OTHER: begin
471
                         pulse_idx <= 4'b1111; // if wrong signal received, set pulse index</pre>
472
        to a impossible value
                    end
473
                    default: ;
474
                endcase
475
470
           end
           always @( posedge S_AXI_ACLK ) begin // interrupt block
478
                if ( S_AXI_ARESETN == 1'b0 ) begin // when reset
479
                    IR_interrupt <= 0; // reset interrput varible</pre>
480
                    slv_reg2 <= 0; // reset slv_reg2</pre>
481
                end
482
                else begin
483
                    slv_reg2[31] <= IR_interrupt; // set the highest bit to interrupt</pre>
484
485
                     slv_reg1_prev <= slv_reg1; // store the current vaule</pre>
                    if (slv_reg_wren) begin // enable the write feature for lower 16 bits
486
       of reg2
                         if( axi_awaddr[ADDR_LSB+OPT_MEM_ADDR_BITS:ADDR_LSB] == 2'h2) begin
487
                              for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/16)-1;</pre>
       byte\_index = byte\_index+1 ) begin
                                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
489
                                       // Respective byte enables are asserted as per write
490
      strobes
                                       // Slave register 2
491
                                       slv_reg2[(byte_index*8) +: 8] <= S_AXI_WDATA[(</pre>
492
      byte_index*8) +: 8];
                                  end
493
                             end
494
                         end
495
                         else slv_reg2[15:0] \le slv_reg2[15:0]; // if nothing is written in
496
       , keep the previous value
                    end
497
                     if (slv_reg2[0]) begin // status/ control
                         IR_interrupt <= 0; // reset interrupt</pre>
499
                         //slv_reg2[0] <= 0;
500
501
                    else if (slv_reg1 != slv_reg1_prev) begin // if counter register
502
      changed
                         IR_interrupt <= 1; // pull up interrupt signal</pre>
503
                    end
504
505
                end
```

```
506 end
507
508 // User logic ends
509
510 endmodule
```

src/ir_demod_v2_0_S00_AXI.v

```
`timescale 1 ns / 1 ps
      module ir_demod_v2_0 #
          // Users to add parameters here
          // User parameters ends
          // Do not modify the parameters beyond this line
10
11
          // Parameters of Axi Slave Bus Interface S00_AXI
12
          parameter integer C_S00_AXI_DATA_WIDTH = 32,
13
          parameter integer C_S00_AXI_ADDR_WIDTH = 4
15
      )
16
          // Users to add ports here
17
          input wire IR_signal, // IR_signal from amplifier circuit
18
          output wire IR_interrupt, // interrupt signal for ZYNQ system
19
          // User ports ends
20
          // Do not modify the ports beyond this line
21
23
          // Ports of Axi Slave Bus Interface S00_AXI
24
          input wire s00_axi_aclk,
25
          input wire s00_axi_aresetn,
26
          input wire [C_S00_AXI_ADDR_WIDTH-1 : 0] s00_axi_awaddr,
27
          input wire [2 : 0] s00_axi_awprot,
28
29
          input wire s00_axi_awvalid,
          output wire s00_axi_awready,
30
          input wire [C_S00_AXI_DATA_WIDTH-1 : 0] s00_axi_wdata,
31
          input wire [(C_S00_AXI_DATA_WIDTH/8)-1 : 0] s00_axi_wstrb,
32
          input wire s00_axi_wvalid,
33
          output wire s00_axi_wready,
34
          output wire [1 : 0] s00_axi_bresp,
35
          output wire s00 axi bvalid,
36
          input wire s00_axi_bready,
37
          input wire [C_S00_AXI_ADDR_WIDTH-1 : 0] s00_axi_araddr,
38
          input wire [2 : 0] s00_axi_arprot,
          input wire s00_axi_arvalid,
          output wire s00_axi_arready,
41
42
          output wire [C_S00_AXI_DATA_WIDTH-1 : 0] s00_axi_rdata,
          output wire [1 : 0] s00_axi_rresp,
43
          output wire s00_axi_rvalid,
44
          input wire s00_axi_rready
45
46
      );
  // Instantiation of Axi Bus Interface S00_AXI
47
      ir_demod_v2_0_S00_AXI # (
48
          .C_S_AXI_DATA_WIDTH(C_S00_AXI_DATA_WIDTH),
49
          .C_S_AXI_ADDR_WIDTH(C_S00_AXI_ADDR_WIDTH)
50
      ) ir_demod_v2_0_S00_AXI_inst (
```

```
.IR signal(IR signal),
           .IR_interrupt(IR_interrupt),
53
           .S_AXI_ACLK(s00_axi_aclk),
54
           .S_AXI_ARESETN(s00_axi_aresetn),
55
           .S_AXI_AWADDR(s00_axi_awaddr),
56
           .S_AXI_AWPROT(s00_axi_awprot),
58
           .S_AXI_AWVALID(s00_axi_awvalid),
          .S_AXI_AWREADY(s00_axi_awready),
59
          .S_AXI_WDATA(s00_axi_wdata),
60
           .S_AXI_WSTRB(s00_axi_wstrb),
61
           .S_AXI_WVALID(s00_axi_wvalid),
           .S_AXI_WREADY(s00_axi_wready),
           .S_AXI_BRESP(s00_axi_bresp),
64
           .S_AXI_BVALID(s00_axi_bvalid),
65
           .S_AXI_BREADY(s00_axi_bready),
66
          .S_AXI_ARADDR(s00_axi_araddr),
67
           .S_AXI_ARPROT(s00_axi_arprot),
           .S_AXI_ARVALID(s00_axi_arvalid),
           .S_AXI_ARREADY(s00_axi_arready),
71
          .S_AXI_RDATA(s00_axi_rdata),
          .S_AXI_RRESP(s00_axi_rresp),
72
          .S_AXI_RVALID(s00_axi_rvalid),
73
           .S_AXI_RREADY(s00_axi_rready)
74
75
      );
      // Add user logic here
77
78
      // User logic ends
79
80
      endmodule
```

src/ir_demod_v2_0.v

```
## IR_signal
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets IR_signal_IBUF]
set_property PACKAGE_PIN T20 [get_ports IR_signal]
set_property IOSTANDARD LVCMOS33 [get_ports IR_signal]

## IR_interrupt
set_property PACKAGE_PIN U20 [get_ports IR_interrupt]
set_property IOSTANDARD LVCMOS33 [get_ports IR_interrupt]
```

src/ir2_xdc.xdc

```
/* irq_test.c - Simple character device module

* Demonstrates interrupt driven character device. Note: Assumption

* here is some hardware will strobe a given hard coded IRQ number

* (200 in this case). This hardware is not implemented, hence reads

* will block forever, consider this a non-working example. Could be

* tied to some device to make it work as expected.

*

* (Adapted from various example modules including those found in the

* Linux Kernel Programming Guide, Linux Device Drivers book and

* FSM's device driver tutorial)

*/

*/

* Moved all prototypes and includes into the headerfile */

#include "ir_dev.h"
```

```
16 //reset; make ARCH=arm CROSS_COMPILE=arm-xilinx-linux-gnueabi-
17
18
_{
m 19} /* This structure defines the function pointers to our functions for
    opening, closing, reading and writing the device file. There are
    lots of other pointers in this structure which we are not using,
21
    see the whole definition in linux/fs.h */
23 static struct file_operations fops = {
   .read = device_read,
24
   .write = device_write,
25
    .open = device_open,
27
    .release = device_release
28 };
29
30 / *
  * This function is called when the module is loaded and registers a
31
  * device for the driver to use.
34 int my_init(void)
35 {
    virt_addr = (void*)ioremap(PHY_ADDR, MEMSIZE); // map virtual address to physical
36
    init_waitqueue_head(&queue);    /* initialize the wait queue */
37
    /* Initialize the semaphor we will use to protect against multiple
39
       users opening the device */
40
    sema_init(&sem, 1);
41
42
   Major = register_chrdev(0, DEVICE_NAME, &fops); // register character device
43
   if (Major < 0) { // error handling</pre>
44
    printk(KERN_ALERT "Registering char device failed with %d\n", Major);
45
     return Major;
46
47
    printk(KERN_INFO "Registered a device with dynamic Major number of %d\n", Major); //
48
      print Major number
    printk(KERN_INFO "Create a device file for this device with this command:\n'mknod /
49
     dev/%s c %d 0'.\n", DEVICE_NAME, Major);
50
    return 0;
                 /* success */
51
52
53
54 / *
  * This function is called when the module is unloaded, it releases
  * the device file.
  * /
58 void my_cleanup(void)
59 {
60
    * Unregister the device
61
    printk(KERN_ALERT "unmapping virtual address space...\n");
    unregister_chrdev(Major, DEVICE_NAME); // unregister character device
    iounmap((void*)virt_addr); // unmap virtual address
65
66
67
68
70 * Called when a process tries to open the device file, like "cat
7 * /dev/irq_test". Link to this function placed in file operations
```

```
* structure for our device file.
73
74 static int device_open(struct inode *inode, struct file *file)
75 {
    int irq_ret;
77
78
    if (down_interruptible (&sem))
     return -ERESTARTSYS;
79
80
    /* We are only allowing one process to hold the device file open at
81
       a time. */
82
    if (Device_Open) {
83
      up(&sem);
84
      return -EBUSY;
85
86
    Device_Open++;
87
88
    /* OK we are now past the critical section, we can release the
89
       semaphore and all will be well */
    up(&sem);
92
    /* request a fast IRQ and set handler */
93
    irq_ret = request_irq(IRQ_NUM, irq_handler, 0 /*flags*/ , DEVICE_NAME, NULL);
94
                               /* handle errors */
    if (irq_ret < 0) {</pre>
      printk(KERN_ALERT "Registering IRQ failed with %d\n", irq_ret);
      return irq_ret;
97
98
99
    try_module_get(THIS_MODULE); /* increment the module use count
100
                       (make sure this is accurate or you
101
                      won't be able to remove the module
102
                      later. */
103
104
    msg_queue_Ptr = msg_queue_new(QUEUE_LEN); // allocate message queue
105
    return 0;
106
107
108
  * Called when a process closes the device file.
110
111
static int device_release(struct inode *inode, struct file *file)
113 {
    Device_Open--;
                          /* We're now ready for our next caller */
114
115
    free_irq(IRQ_NUM, NULL);
116
117
    msg_queue_destroy(msg_queue_Ptr); // free message queue
118
     * Decrement the usage count, or else once you opened the file,
119
    * you'll never get get rid of the module.
120
121
    module_put(THIS_MODULE);
122
123
    return 0;
124
125 }
126
127 / *
128 * Called when a process, which already opened the dev file, attempts to
129 * read from it.
130 * /
```

```
static ssize_t device_read(struct file *filp, /* see include/linux/fs.h */
                  char *buffer, /* buffer to fill with data */
132
                  size_t length,
                                    /* length of the buffer */
133
                  loff_t * offset)
134
135 {
    int bytes_read = 0;
136
    ir_msg temp_msg; // temporary message varible
137
    /* In this driver msg Ptr is NULL until an interrupt occurs */
138
    //wait_event_interruptible(queue, (msq_Ptr != NULL)); /* sleep until interrupted */
139
140
    if (DEBUG) printk(KERN_INFO "device_read\n"); // print debug statement
141
142
     * If we're at the end of the message,
143
     * return 0 signifying end of file
144
145
    /*if (*msg_Ptr == 0) {
146
     msg_Ptr = NULL; // completed interrupt servicing reset pointer to wait for another
147
     if (DEBUG) printk(KERN_INFO "device_read: completed interrupt servicing\n");
     return 0;
149
    } * /
150
151
152
     * Actually put the data into the buffer
153
154
    while (length && dequeue(msg_queue_Ptr, &temp_msg) >= 0) {
155
156
157
       * The buffer is in the user data segment, not the kernel
158
       * segment so "*" assignment won't work. We have to use
159
       * put_user which copies data from the kernel data segment to
       * the user data segment.
161
       * /
162
       if (DEBUG) printk(KERN_INFO "Read: loop\n"); // debug statement
163
        put_user(temp_msg.byte_low, buffer++); /* one char at a time... */
164
        put_user(temp_msg.byte_high, buffer++); /* one char at a time... */
165
        length--; // decrement length
        bytes_read++; // increment bytes_read
167
168
169
    }
170
171
     * Most read functions return the number of bytes put into the buffer
172
    return bytes_read;
174
175 }
176
177 / *
* Called when a process writes to dev file: echo "hi" > /dev/hello
* Next time we'll make this one do something interesting.
  static ssize_t
181
  device_write(struct file *filp, const char *buff, size_t len, loff_t * off)
182
183
184
    /* not allowing writes for now, just printing a message in the
185
       kernel logs. */
186
    printk \, (\texttt{KERN\_ALERT "Sorry}, \ this \ operation \ isn't \ supported. \verb|\n"|);
return -EINVAL; /* Fail */
```

```
189 }
190
| irqreturn_t irq_handler(int irq, void *dev_id) {
  static int counter = 0;  /* keep track of the number of
192
                     interrupts handled */
    int raw_data, raw_count; // temporary varible for data and count
194
    ir_msg* temp_msg; // temporary pointer for message
195
196
    //sprintf(msq, "IRQ Num %d called, interrupts processed %d times\n", irq, counter++)
197
    //msg\_Ptr = msg;
    interrupt_counter += 1; // interrupt counter increment
    raw_data = ioread32(virt_addr); // read slv_reg0
200
    temp_msg = ir_msg_new((raw_data >> 8) & 0xff, raw_data & 0xff); // convert to ir_msg
201
    enqueue (msg_queue_Ptr, temp_msg); // put message into msg_queue
202
    if (DEBUG) printk(KERN_INFO "irq_handler: raw_data = %x\n", raw_data); // debug
203
     statement
    printk(KERN_INFO "%dth interrupt: raw_data = %x\n", interrupt_counter, raw_data); //
204
      print out interrput
    iowrite16(1, virt_addr + 8); // reset interrput
205
    while (ioread32(virt_addr + 8)&0x8000); // wait till interrupt
206
    iowrite16(0, virt_addr + 8); // clear reset bit
207
    wake_up_interruptible(&queue); /* Just wake up anything waiting for the device */
    return IRQ_HANDLED;
210
211
212
213
214
215 /* These define info that can be displayed by modinfo */
216 MODULE_LICENSE("GPL");
217 MODULE_AUTHOR("Paul V. Gratz (and others)");
MODULE_DESCRIPTION("Module which creates a character device and allows user
      interaction with it");
219
_{220} /* Here we define which functions we want to use for initialization
    and cleanup */
222 module_init(my_init);
223 module_exit (my_cleanup);
```

src/ir_dev.c

```
1 /* All of our linux kernel includes. */
 #include <linux/module.h> /* Needed by all modules */
 3 #include <linux/moduleparam.h> /* Needed for module parameters */
     #include <linux/kernel.h> /* Needed for printk and KERN_* */
    #include <linux/init.h>
                                                                         /* Need for __init macros */
                                                                          /* Provides file ops structure */
     #include <linux/fs.h>
     #include <linux/sched.h> /* Provides access to the "current" process
                                                   task structure */
9 #include <linux/slab.h>
                                                                        /* Provide kmalloc()/kfree() */
                                                                      /* Provides utilities to bring user space
10 #include <asm/uaccess.h>
                                                  data into kernel space. Note, it is
                                                  processor arch specific. */
#include ux/semaphore.h> /* Provides semaphore support */
14 #include ux/wait.h> /* For wait_event and wake_up */
#include #inc
                                                    only) */
```

```
#include "xparameters_ps.h"
                              // Needed for IO reads and writes
20 #include "msg_queue.h"
21 //#include "msg_queue.h"
22 /* Some defines */
23 #define DEVICE_NAME "ir_demod"
24
25 #define BUF_LEN 80
26 #define IRQ_NUM 61
27 // From xparameters.h, physical address of multiplier
28 #define PHY ADDR XPAR IR DEMOD 0 S00 AXI BASEADDR
29 // Size of physical address range for multiply
30 #define MEMSIZE XPAR_IR_DEMOD_0_S00_AXI_HIGHADDR - XPAR_IR_DEMOD_0_S00_AXI_BASEADDR +
31
^{\prime\prime} /* Function prototypes, so we can setup the function pointers for dev
   file access correctly. */
34 int init_module(void);
void cleanup_module(void);
static int device_open(struct inode *, struct file *);
37 static int device_release(struct inode *, struct file *);
sstatic ssize_t device_read(struct file *, char *, size_t, loff_t *);
static ssize_t device_write(struct file *, const char *, size_t, loff_t *);
40 static irgreturn_t irg_handler(int irg, void *dev_id);
42 / *
  * Global variables are declared as static, so are global but only
43
  * accessible within the file.
46 static int Major; /* Major number assigned to our device driver */
47 static int Device_Open = 0; /* Flag to signify open device */
48 static char *msg_Ptr;
49 static char msg[BUF_LEN]; /* The msg the device will give when asked */
50 static struct semaphore sem; /* mutual exclusion semaphore for race
                  on file open */
sz static wait_queue_head_t queue; /* wait queue used by driver for
                   blocking I/O */
54 static void* virt_addr;
55 // Message queue related
static int interrupt_counter=0; // initalize interrupt counter
msg_queue *msg_queue_Ptr; // initalize message queue pointer
```

src/ir dev.h

```
#include linux/slab.h> /* Provide kmalloc()/kfree() */
// debug flag
#define DEBUG 0
#define QUEUE_LEN 100 // set the length of queue to 100
typedef struct ir_msg { // define a 16 bits data type to store message
    unsigned char byte_low; // lower bits
    unsigned char byte_high; // upper bits
} ir_msg;

//typedef unsigned short int ir_msg; // use 2-byte data type for message
ir_msg* ir_msg_new(unsigned char high, unsigned char low) { // initalize ir_message
    ir_msg* new_ir_msg = (ir_msg*) kmalloc(sizeof(ir_msg), GFP_KERNEL); // allocate
    message
```

```
new_ir_msg -> byte_low = low; // assign lower bits
      new_ir_msg -> byte_high = high; // assign upper bits
      return new_ir_msg; // return pointer
15
16
17
 typedef struct msq_queue { // define a message queue structure using circular array
      int head_idx, tail_idx, size, capacity; // parameters
      ir_msg* msg_array; // circular array pointer
20
 } msg_queue;
21
22
 msq_queue* msq_queue_new (int capacity) { // initalize msq_queue
23
      msg_queue* queue = (msg_queue*)kmalloc(sizeof(msg_queue), GFP_KERNEL); // allocate
      queue
      queue -> capacity = capacity; // assign capacity
25
      queue -> head_idx = 0; // initalize head index
26
      queue -> tail_idx = 0; // initalize tail index
27
      queue -> size = 0; // initalize queue size
      queue -> msg_array = (ir_msg*)kmalloc(QUEUE_LEN*sizeof(ir_msg), GFP_KERNEL); //
     allocate array
      return queue;
31
32
  void msg_queue_destroy (msg_queue* queue) { // free queue
33
      if (queue == NULL) { // handle null pointer
34
          printk(KERN_INFO "Queue is NULL!\n");
35
          return;
36
37
      else {
38
          kfree(queue -> msg_array); // free array first
39
          kfree(queue); // then free queue
40
          return;
41
42
43
44
  int is_full (msg_queue* queue) { // check if the queue is full
45
      if (queue == NULL) { // handle null pointer
46
          printk(KERN_INFO "Queue is NULL!\n");
47
          return -2;
48
      if (queue -> size == queue -> capacity) { // if queue size reach the capacity
          if (DEBUG) printk(KERN_INFO "is_full: queue is full"); // then queue is full
51
          return 1; // return 1 for full
52
53
      else return 0; // 0: not full yet
54
55
  int is_empty (msg_queue* queue) { // check if the queue is full
      if (queue == NULL) { // handle null pointer
58
          printk(KERN_INFO "Queue is NULL!\n");
59
          return -2;
60
      if (queue -> size == 0) { // if queue size is zero
          if (DEBUG) printk(KERN_INFO "is_empty: queue is empty"); // then queue is
     empty
          return 1; // return 1 for empty
64
65
     else return 0; // 0: not empty yet
68
```

```
void print_queue (msg_queue* queue) { // print function for debug
      if (queue == NULL) { // handle null pointer
70
          printk(KERN_INFO "Queue is NULL!\n");
71
          return;
72
73
      }
      if (is_empty(queue)) return; // if queue is empty then do nothing
75
      else { // if not empty
          int i; // for loop varible
76
          //printk(KERN_INFO "print_queue: ");
77
          if (queue -> head_idx <= queue -> tail_idx) { // if head index is less than
78
      tail index
              for (i = queue -> head_idx; i <= queue -> tail_idx; i++) { // then iterate
       from head to tail
                   printk(KERN_INFO "%x%x, ", queue->msq_array[i].byte_high, queue->
80
      msg_array[i].byte_low); // print messages from array
81
82
          else { // if tail index is less than head index
83
              for (i = queue -> tail_idx; i <= queue -> head_idx; i++) { // then iterate
       from tail to head
                   printk(KERN_INFO "%x%x, ", queue->msg_array[i].byte_high, queue->
85
      msg_array[i].byte_low); // print messages from array
          }
87
          printk(KERN_INFO "\n"); // new line
          return;
90
91
92
  int enqueue (msg_queue* queue, ir_msg* msg_in) { // put message into queue
93
      if (queue == NULL) { // handle null pointer
94
          printk(KERN_INFO "Queue is NULL!\n");
          return -2;
97
      if (is_full(queue)) return -1; // if full then don't enqueue
98
      else { // if not full yet
99
          queue -> tail_idx = (queue -> tail_idx + 1) % queue -> capacity; // tail index
100
       increment in circular manner
          queue -> msg_array[queue -> tail_idx] = *msg_in; // put the message in the
101
      array
          queue -> size++; // increment the size
102
          if (DEBUG) print_queue(queue); // debug statement
103
          return queue -> size; // return the current queue size
104
      }
105
106
107
  int dequeue (msg_queue* queue, ir_msg* msg_out) { // push message out of queue
108
      if (queue == NULL) { // handle null pointer
109
          printk(KERN_INFO "Queue is NULL!\n");
110
          return -2;
111
112
      if (is_empty(queue)) return -1; // if empty do nothing
113
      else { // if not empty
114
          *msg_out = queue -> msg_array[queue -> head_idx + 1]; // pass message from
115
          queue -> head_idx = (queue -> head_idx + 1) % queue -> capacity; // head index
116
       increment in circular manner
          queue -> size--; // decrement size
117
118
          if (DEBUG) { // debug statement
```

```
printk (KERN_INFO "dequeue!\n");
print_queue (queue);

return queue -> size; // return current size

return queue -> size;
```

src/msg_queue.h

```
obj-m += ir_dev.o

all:
    make -C /home/grads/1/lvtongtom305/ecen749/lab5/linux-3.14 M=$(PWD) modules

clean:
    make -C /home/grads/1/lvtongtom305/ecen749/lab5/linux-3.14 M=$(PWD) clean
```

src/Makefile

```
#include <sys/types.h>
 #include <sys/stat.h>
3 #include <fcntl.h>
4 #include <stdio.h>
5 #include <unistd.h>
6 #include <stdlib.h>
7 // arm-xilinx-linux-qnueabi-qcc -o devtest devtest.c
8 #define MAX_STRING_SIZE 100
 int main() {
10
      unsigned short read_0, read_1;
                 // File descriptor
11
      unsigned char* rd_buf = (unsigned char*) malloc(MAX_STRING_SIZE*2*sizeof(char));
12
      char input[3] = "0";
      int data;
15
      int i, buf_read_len;
      unsigned short* msg;
16
      int input_num = 0;
17
      // Open device file for reading and writing
18
      // Use 'open' to open '/dev/multiplier'
19
      fd = open("/dev/ir_demod", O_RDWR);
21
      // Handle error opening file
      if(fd == -1) {
          printf("Failed to open device file!\n");
23
          return -1;
24
25
      while (input != "q") { // quit when typing in "q"
26
          printf("message Reading...\n");
27
          input_num = atoi(input); // change input type from string to integer, if
28
      possible
          if (input_num) { // if input varible is valid
29
              buf_read_len = read(fd, rd_buf, input_num); // read input_num bits from
30
      ir demod
              if (buf_read_len) { // if read succeed
31
                  msg=(unsigned short*)rd_buf; // convert read buffer to two byte type
32
33
                   for (i = 0; i < buf_read_len; i++) { // iterate through the buffer</pre>
                      data=msg[i]&0xfff; // read out only the lower 12 bits
34
                      printf("message %d = 0x%x\n", (i+1), (unsigned int)data); // print
35
      out the data
```

```
}
         // Read from terminal
39
        printf("Enter number of message you want to read:"); // print statement for
40
     user interface.
         fgets(input, MAX_STRING_SIZE, stdin); // get user input for the number of
41
     message user want to read
         // Continue unless user entered 'q'
42
     }
43
     close(fd);
44
     free(rd_buf);
45
     return 0;
46
```

src/devtest.c