			Instruction code							Cycles	/instruct	ion (83ns	/cycle)	Evaluation	
	Mnemonic	D7	D7 D6 D5 D4 D3 D2 D1						D0	8051	0 WAIT	1 WAIT	PAR.	Explanation	
	ADD A,Rn	0	0	1	0	1	n2	n1	n0	1	2	4	2 or 4	(A)=(A)+(Rn)	
	ADD A,direct	0	0	1	0	0	1	0	1	1	2	6	4	(A)=(A)+(direct)	
		a7	a6	a5	a4	a3	a2	a1	a0						
	ADD A,@Ri	0	0	1	0	0	1	1	i	1	2	4	2 or 4	(A)=(A)+((Ri))	
	ADD A,#data	0	0	1	0	0	1	0	0	1	2	6		(A)=(A)+#data	
		d7	d6	d5	d4	d3	d2	d1	d0						
	ADDC A,Rn	0	0	1	1	1	n2	n1	n0	1	2	4	2 or 4	(A)=(A)+(Rn)+(C)	
	ADDC A,direct	0	0	1	1	0	1	0	1	1	2	6	4	(A)=(A)+(direct)+(C)	
		a7	a6	a5	a4	a3	a2	a1	a0						
	ADDC A,@Ri	0	0	1	1	0	1	1	i	1	2	4	2 or 4	(A)=(A)+((Ri))+(C)	
	ADDC A,#data	0	0	1	1	0	1	0	0	1	2	6	4	(A)=(A)+#data+(C)	
		d7	d6	d5	d4	d3	d2	d1	d0						
	SUBB A,Rn	1	0	0	1	1	n2	n1	n0	1	2	4	2 or 4	(A)=(A)-(Rn)-(C)	
	SUBB A,direct	1	0	0	1	0	1	0	1	1	2	6	4	(A)=(A)-(direct)-(C)	
2		a7	a6	a5	a4	a3	a2	a1	a0						
OLLO	SUBB A,@Ri	1	0	0	1	0	1	1	i	1	2	4	2 or 4	(A)=(A)-((Ri))-(C)	
ווארנו	SUBB A,#data	1	0	0	1	0	1	0	0	1	2	6	4	(A)=(A)-#data-(C)	
Aritnmetic instructions		d7	d6	d5	d4	d3	d2	d1	d0						
	INC A	0	0	0	0	0	1	0	0	1	2	4	2 or 4	(A)=(A)+1	
Ī	INC Rn	0	0	0	0	1	n2	n1	n0	1	2	4	2 or 4	(Rn)=(Rn)+1	
	INC direct	0	0	0	0	0	1	0	1	1	2	6	4	(direct)=(direct)+1	
		a7	a6	a5	a4	a3	a2	a1	a0						
ľ	INC @Ri	0	0	0	0	0	1	1	i	1	2	4	2 or 4	((Ri))=((Ri))+1	
	INC DPTR	1	0	1	0	0	0	1	1	2	4	4	4	(DPTR)=(DPTR)+1	
	DEC A	0	0	0	1	0	1	0	0	1	2	4	2 or 4	(A)=(A)-1	
	DEC Rn	0	0	0	1	1	n2	n1	n0	1	2	4	2 or 4	(Rn)=(Rn)-1	
	DEC direct	0	0	0	1	0	1	0	1	1	2	6	4	(direct)=(direct)-1	
		a7	a6	a5	a4	a3	a2	a1	a0						
	DEC @Ri	0	0	0	1	0	1	1	i	1	2	4	2 or 4	((Ri))=((Ri))-1	
	MUL AB	1	0	1	0	0	1	0	0	4	8	8	8	(B),(A)=(A)x(B) B=MSB A=LSB	
	DIV AB	1	0	0	0	0	1	0	0	4	8	8	8	(A),(B)=(A)/(B) A=Q B=R	
	DA A	1	1	0	1	0	1	0	0	1	2	4	2 or 4	Contents A=BCD , use ADD or ADDC with BCI	
														If flags not modified DA A will adjust	
														result to BCD	
	ANL A,Rn	0	1	0	1	1	n2	n1	n0	1	2	4	2 or 4	(A)=(A) AND (Rn)	
	ANL A,direct	0	1	0	1	0	1	0	1	1	2	6	4	(A)=(A) AND (direct)	
		a7	a6	a5	a4	a3	a2	a1	a0						
	ANL A,@Ri	0	1	0	1	0	1	1	i	1	2	4	2 or 4	(A)=(A) AND ((Ri))	
	ANL A,#data	0	1	0	1	0	1	0	0	1	2	6	4	(A)=(A) AND #data	
SIOL		d7	d6	d5	d4	d3	d2	d1	d0						
ינו מכי	ANL direct,A	0	1	0	1	0	0	1	0	1	2	6	4	(direct)=(direct) AND (A)	
SIII		a7	a6	a5	a4	a3	a2	a1	a0						
Logical Instructions	ANL direct,#data	0	1	0	1	0	0	1	1	2	4	10	6 or 8	(direct)=(direct) AND #data	
ן ב			d6			d3		d1							
	ORL A,Rn	0	1	0	0	1		n1		1	2	4	2 or 4	(A)=(A) OR (Rn)	
		-						0	1	1		6			
	ORL A, direct	0	1	0	0	0	1	U	Τ.		2	O	4	(A)=(A) OR (direct)	
	ORL A,direct						1 a2			1	2	0	4	(A)=(A) OR (direct)	

		Instruction code		Cycles/in	struction	1		
	Mnemonic	D7 D6 D5 D4 D3 D2 D1 D0	8051	0 WAIT	1 WAIT	PAR.	Explanation	
	ORL A,#data	0 1 0 0 0 1 0 0 d7 d6 d5 d4 d3 d2 d1 d0	1	2	6	4	(A)=(A) OR #data	
	ORL direct,A	0 1 0 0 0 0 1 0 a7 a6 a5 a4 a3 a2 a1 a0	1	2	6	4	(direct)=(direct) OR (A)	
	ORL direct,#data	0 1 0 0 0 0 1 1 d7 d6 d5 d4 d3 d2 d1 d0	2	4	10	6 or 8	(direct)=(direct) OR #data	
	XRL A,Rn	0 1 1 0 1 n2 n1 n0	1	2	4	2 or 4	(A)=(A) XOR (Rn)	
	XRL A,direct	0 1 1 0 0 1 0 1 a7 a6 a5 a4 a3 a2 a1 a0	1	2	6	4	(A)=(A) XOR (direct)	
	XRL A,@Ri	0 1 1 0 0 1 1 i	1	2	4	2 or 4	(A)=(A) XOR ((Ri))	
	XRL A,#data	0 1 1 0 0 1 0 0 d7 d6 d5 d4 d3 d2 d1 d0	1	2	6	4	(A)=(A) XOR #data	
uctions	XRL direct,A	0 1 1 0 0 0 1 0 a7 a6 a5 a4 a3 a2 a1 a0	1	2	6	4	(direct)=(direct) XOR (A)	
Logical instructions	XRL direct,#data	0 1 1 0 0 0 1 1 d7 d6 d5 d4 d3 d2 d1 d0	2	4	10	6 or 8	(direct)=(direct) XOR #data	
Log	CLR A	1 1 1 0 0 1 0 0	1	2	4	2 or 4	(A)=0	
	CPL A	1 1 1 1 0 1 0 0	1	2	4	2 or 4	ONES COMPLEMENT OF (A)	
	RL A	0 0 1 0 0 0 1 1	1	2	4	2 or 4	rotate 1 bit left A7 A6 A5 A4 A3 A2 A1 A0 √	
	RLC A	0 0 1 1 0 0 1 1	1	2	4	2 or 4	rotate 1 bit left C A7 A6 A5 A4 A3 A2 A1 A0	
	RR A	0 0 0 0 0 0 1 1	1	2	4	2 or 4	rotate 1 bit right ► A7 A6 A5 A4 A3 A2 A1 A0	
	RRC A	0 0 0 1 0 0 1 1	1	2	4	2 or 4	rotate 1 bit right C	
	SWAP A	1 1 0 0 0 1 0 0	1	2	4	2 or 4	A7 A6 A5 A4 A3 A2 A1 A0 A7 A6 A5 A4 A3 A2 A1 A0	
	MOV A,Rn	1 1 1 0 1 n2 n1 n0	1	2	4	2 or 4	(A)<(Rn)	
	MOV A,direct	1 1 1 0 0 1 0 1 a7 a6 a5 a4 a3 a2 a1 a0	1	2	6	4	(A)<(direct)	
	MOV A,@Ri	1 1 1 0 0 1 1 i	1	2	4	2 or 4	(A)<((Ri))	
	MOV A,#data	0 1 1 1 0 1 0 0 d7 d6 d5 d4 d3 d2 d1 d0	1	2	6	4	(A)<#data	
S	MOV Rn,A	1 1 1 1 n2 n1 n0	1	2	4	2 or 4	(Rn)<(A)	
struction	MOV Rn,direct	1 0 1 0 1 n2 n1 n0 a7 a6 a5 a4 a3 a2 a1 a0	2	4	8	6	(Rn)<(direct)	
Data transfer instructions	MOV Rn,#data	0 1 1 1 1 n2 n1 n0 d7 d6 d5 d4 d3 d2 d1 d0	1	2	6	4	(Rn)<#data	
Data tr	MOV direct,A	1 1 1 1 0 1 0 1 a7 a6 a5 a4 a3 a2 a1 a0	1	2	6	4	(direct)<(A)	
	MOV direct,Rn	1 0 0 0 1 n2 n1 n0 a7 a6 a5 a4 a3 a2 a1 a0	2	4	8	6	(direct)<(Rn)	
	MOV direct1,direct2	1 0 0 0 0 1 0 1 2a7 a6 a5 a4 a3 a2 a1 a0	2	4	10	6 or 8	(direct1)<(direct2)	
		1a7 a6 a5 a4 a3 a2 a1 a0						

Mnemonic	Ins	truction	code				Cycles/in	struction)	Explanation	
	D7 D6 D5	D4 D	3 D2	D1	D0	8051	0 WAIT	1 WAIT	PAR.	Explanation	
MOV direct,@Ri	1 0 0	0 0) 1	1	i	2	4	8	6	(direct)<((Ri))	
	a7 a6 a5	a4 a	3 a2	a1	a0						
MOV direct,#data	0 1 1	1 0) 1	0	1	2	4	10	6 or 8	(direct)<#data	
	a7 a6 a5	a4 a	3 a2	a1	a0						
	d7 d6 d5	d4 d	3 d2	d1	d0						
MOV @Ri,A	1 1 1	1 0) 1	1	i	1	2	4	2 or 4	((Ri))<(A)	
MOV @Ri,direct	1 0 1	0 0) 1	1	i	2	4	8	6	((Ri))<(direct)	
	a7 a6 a5	a4 a	3 a2	a1	a0						
MOV @Ri,#data	0 1 1	1 0) 1	1	i	1	2	6	4	((Ri))<#data	
	d7 d6 d5	d4 d	3 d2	d1	d0						
MOV DPTR,#data	1 0 0	1 0	0 0	0	0	2	4	10	6 or 8	(DPTR)<#data16 equals:	
	d15 d14 d13	3 d12 d1	1 d10	d9	d8					(DPH) <high #data16<="" td=""></high>	
	d7 d6 d5	d4 di	3 d2	d1	d0					(DPL) <low #data16<="" td=""></low>	
MOVC A,@A+DPTR	1 0 0	1 0		1	1	2	4	6	4 6 8	(A)<((A)+(DPTR))	
MOVC @(DPTR++),A	1 0 1	0 0		0	1	ERROR	4	4	4 or 6	((DPTR))<(A) and DPTR+1	
MOVC A,@A+PC	1 0 0	0 0		1	1	2	4	6	4 6 8	(A)<((A)+(PC+1))	
MOVX A,@Ri	1 1 1	0 0		1	i	2	4	6	4 or 6	(A)<((Ri))	
MOVX A,@DPTR	1 1 1	0 0		0	0	2	4	6	4 or 6	(A)<((DPTR))	
MOVX @Ri,A	1 1 1	1 0		1	i	2	4	6	4 or 6	((Ri))<(A)	
MOVX @DPTR,A	1 1 1	1 0		0	0	2	4	6	4 or 6	((DPTR))<(A)	
PUSH direct	1 1 0	0 0		0	0	2	4	8	6	(SP)=(SP)+1	
rosii dilect						2	4	0	U	((SP))<(direct)	
DOD dive et				a1	a0	2	4	0			
POP direct	1 1 0	1 0		0	0	2	4	8	6	(direct)<((SP))	
Wall & B	a7 a6 a5			a1	a0		_			(SP)=(SP)-1	
XCH A,Rn	1 1 0	0 1		n1		1	2	4	2 or 4	(A)<>(Rn)	
XCH A,direct	1 1 0	0 0		0	1	1	2	6	4	(A)<>(direct)	
	a7 a6 a5			a1	a0		_				
XCH A,@Ri	1 1 0	0 0		1	i	1	2	4	2 or 4	(A)<>((Ri))	
XCHD A,@Ri	1 1 0	1 0		1	i	1	2	4	2 or 4	(A)<>((Ri)) (only low nibble)	
CLR C	1 1 0	0 0		1	1	1	2	4	2 or 4	(C)=0	
CLR bit	1 1 0	0 0		1	0	1	2	6	4	(bit)=0	
	b7 b6 b5	b4 b	3 b2	b1	b0						
SETB C	1 1 0	1 0		1	1	1	2	4	2 or 4	(C)=1	
SETB bit	1 1 0	1 0	0	1	0	1	2	6	4	(bit)=1	
	b7 b6 b5	b4 b	3 b2	b1	b0						
CPL C	1 0 1	1 0	0	1	1	1	2	4	2 or 4	complement carry flag	
CPL bit	1 0 1	1 0	0	1	0	1	2	6	4	complement (bit)	
	b7 b6 b5	b4 b	3 b2	b1	b0						
ANL C,bit	1 0 0	0 0	0	1	0	2	4	8	6	(C)=(C) AND (bit)	
	b7 b6 b5	b4 b	3 b2	b1	b0						
CPL C CPL bit ANL C,bit ANL C,/bit	1 0 1	1 0	0	0	0	2	4	8	6	(C)=(C) AND NOT(BIT)	
	b7 b6 b5	b4 b	3 b2	b1	b0						
ORL C,bit	0 1 1	1 0	0	1	0	2	4	8	6	(C)=(C) OR (bit)	
	b7 b6 b5	b4 b	3 b2	b1	b0						
	1 0 1	0 0	0	0	0	2	4	8	6	(C)=(C) OR NOT (bit)	
ORL C,/BIT								1			
ORL C,/BIT	b7 b6 b5	b4 b	3 b2	b1	b0						
ORL C,/BIT MOV C,bit	b7 b6 b5	0 0		b1 1	b0 0	1	2	6	4	(C)=(bit)	

Manamania	Instruction code	Cycles/in	struction	Explanation	
Mnemonic	D7 D6 D5 D4 D3 D2 D1 D0	8051 0 WAIT	1 WAIT PAR.	ехріапаціоп	
MOV bit,C	1 0 0 1 0 0 1 0 b7 b6 b5 b4 b3 b2 b1 b0	2 4	8 6	(bit)=(C)	
ACALL addr11	a10 a9 a8 1 0 0 0 1	2 4	8 6 or 8	call subroutine (2KByte page)	
	a7 a6 a5 a4 a3 a2 a1 a0			save return address on stack	
LCALL addr16	0 0 0 1 0 0 1 0	2 4	10 8	call subroutine (64KByte range)	
	a15 a14 a13 a12 a11 a10 a9 a8			save return address on stack	
	a7 a6 a5 a4 a3 a2 a1 a0				
RET	0 0 1 0 0 0 1 0	2 4	4 4 or 6	pop return address and jump	
RETI	0 0 1 1 0 0 1 0	2 4	4 4 or 6	pop return address and jump	
				restore interrupt scanning	
AJMP addr11	a10 a9 a8 0 0 0 0 1	2 4	8 6 or 8	jump to address (2KByte page)	
	a7 a6 a5 a4 a3 a2 a1 a0				
LJMP addr16	0 0 0 0 0 0 1 0	2 4	10 8	jump to address (64KByte range)	
	a15 a14 a13 a12 a11 a10 a9 a8				
	a7 a6 a5 a4 a3 a2 a1 a0				
SJMP rel	1 0 0 0 0 0 0 0 0 0 r7 r6 r5 r4 r3 r2 r1 r0	2 4	8 6 or 8	jump to address (127(8) byte range)	
JMP @A+DPTR	0 1 1 1 0 0 1 1	2 4	4 4 or 6	(PC)<(A)+(DPTR)	
JZ rel	0 1 1 0 0 0 0 0	2 4	8 6 or 8	If (A)=0 jump rel	
	r7 r6 r5 r4 r3 r2 r1 r0				
JNZ rel	0 1 1 1 0 0 0 0	2 4	8 6 or 8	ıf (A) ≠0 jump rel	
	r7 r6 r5 r4 r3 r2 r1 r0				
JC rel	0 1 0 0 0 0 0 0	2 4	8 6 or 8	If (C)=1 jump rel	
JNC rel	r7 r6 r5 r4 r3 r2 r1 r0				
JNC rel	0 1 0 1 0 0 0 0	2 4	8 6 or 8	If (C)=0 jump rel	
	r7 r6 r5 r4 r3 r2 r1 r0				
JB bit,rel	0 0 1 0 0 0 0 0	2 4	10 6 or 8	If (bit)=1 jump rel	
	b7 b6 b5 b4 b3 b2 b1 b0				
	r7 r6 r5 r4 r3 r2 r1 r0				
JNB bit,rel	0 0 1 1 0 0 0 0	2 4	10 6 or 8	If (bit)=0 jump rel	
	b7 b6 b5 b4 b3 b2 b1 b0				
	r7 r6 r5 r4 r3 r2 r1 r0				
JBC bit,rel	0 0 0 1 0 0 0 0	2 4	10 6 or 8	If (bit)=1 jump rel and clear (bit)	
	b7 b6 b5 b4 b3 b2 b1 b0				
	r7 r6 r5 r4 r3 r2 r1 r0				
CJNE A,direct,rel	1 0 1 1 0 1 0 1	2 4	10 6 or 8	ıf (A)≠(direct) jump rel	
	a7 a6 a5 a4 a3 a2 a1 a0				
CINE A HALL	r7 r6 r5 r4 r3 r2 r1 r0	2 .	10 6 6	IE/AN . H.J	
CJNE A,#data,rel	1 0 1 1 0 1 0 0	2 4	10 6 or 8	If (A)≠ #data jump rel	
	d7 d6 d5 d4 d3 d2 d1 d0				
CINE Do #doto :!	r7 r6 r5 r4 r3 r2 r1 r0	2 4	10 6 0 0	If /Do/# #doto : vol	
CJNE Rn,#data,rel	1 0 1 1 1 n2 n1 n0 d7 d6 d5 d4 d3 d2 d1 d0	2 4	10 6 or 8	If (Rn)≠ #data jump rel	
	d7 d6 d5 d4 d3 d2 d1 d0 r7 r6 r5 r4 r3 r2 r1 r0				
CJNE @Ri,#data,re		2 4	10 6 or 8	If ((Ri))≠ #data jump rel	
UNL WNI,#Udid,IE	d7 d6 d5 d4 d3 d2 d1 d0	4	10 0018	ii ((Ni))≠ #uata juilip rei	
	r7 r6 r5 r4 r3 r2 r1 r0				
	17 10 13 14 13 12 11 10				

	Mnemonic [Inst	tructi	ion c	ode				Cycles/in	struction	l	Explanation	
		D7	D6	D5	D4	D3	D2	D1	D0	8051	0 WAIT	1 WAIT	PAR.	Explanation	
ing	DJNZ Rn,rel	1	1	0	1	1	n2	n1	n0	2	4	8	6 or 8	(Rn)=(Rn)-1	
anching		r7	r6	r5	r4	r3	r2	r1	r0					If (Rn)≠ 0 jump rel	
þ	DJNZ direct,rel	1	1	0	1	0	1	0	1	2	4	10	6 or 8	(direct)=(direct)-1	
Program		a7	a6	a5	a4	a3	a2	a1	a0					If (direct)≠ 0 jump rel	
Pro		r7	r6	r5	r4	r3	r2	r1	r0						
	NOP	0	0	0	0	0	0	0	0	1	2	4	2 or 4	Just waist time	

Notes on instruction set and the adressing modes

Rn Register R7-R0 of currently selected register bank (RS0 and RS1 in PSW SFR)

direct 8 bit GPR address (00h-7fh and 80h-ffh SFR register space)

@Ri Ri is a 8 bit pointer to indirect addressable GPR's (00h-ffh) (i=0 or i=1)

#data 8 bit constant included in instruction (range 00h-ffh)

#data16 16 bit constant included in instruction (range 0000h-ffffh)

addr16 16 bit destination address (range 64KByte)

addr11 11 bit destination address (range within current 2Kbyte page)

rel 8 bit two's complement jump offset (relative to first byte next instruction)

bit 8 bit address of a direct adressable bit

Instructions that affec flag settings

Instruction		Flag				
ADD	х	х	х			
ADDC	х	х	х			
SUBB	х	х	х			
MUL	0	х				
DIV	0	х				
DA A	х					
RRC	х					
RLC	х					
SETB C	1					
CLR C	0					
CPL C	х					
ANL C,bit	х					
ANL C,/bit	х					
ORL C,bit	х					
ORL C,/bit	х					
MOV C,bit	Х					
CJNE	х					