

Instruction		Byte 1		Byte 2		Control Lines													Pseudocode		
Operation	Description	Opcode	Operands				Immediate	Signed Ext.	Read RA	Read RB	R Writeback	Mem Read	Mem Write	Stack Ptr	LR Read	LR Write	Jump	ALU	Update Flags	Read Flags	
NOP	No operation	[Red]					No	No	No	No	No	No	No	No	No	No	No	No	No		
LDI	Load immediate	[Red]	DR	Imm (8)				Yes	Yes	No	No	Yes	No	No	No	No	No	No	No	DR <= Imm	
CMOV	Conditional Move	[Red]	DR	P	Z	N	C	[Grey]	SR	No	No	Yes	No	Yes	No	No	No	No	No	Yes	DR <= SR if Flags
CMOV	Conditional Move	[Red]	DR	P	Z	N	C	Immediate (4)		Yes	Yes	No	No	Yes	No	No	No	No	No	Yes	DR <= Imm if Flags
RET	Return	[Red]					No	No	No	No	No	No	No	No	Yes	No	Yes	No	No	PC <= LR	
JAL	Jump and link	[Red]		Base R		Offset (5)		Yes	Yes	Yes	No	No	No	No	No	Yes	Yes	Yes	No	LR <= PC; PC <= PC + Offset	
BR	Branch	[Red]	P	Z	N	C	Base R	Offset (5)		Yes	Yes	Yes	No	No	No	No	No	Yes	Yes	Yes	PC <= PC + Offset if Flags
PUSH	Push to stack	[Red]		SR				No	No	Yes	No	No	No	Yes	Yes	No	No	No	Yes	No	Mem[SP] <= SR; SP <= SP - 1
POP	Pop stack	[Red]		DR				No	No	No	No	Yes	Yes	No	Yes	No	No	No	Yes	No	DR <= Mem[SP]; SP <= SP + 1
STR	Memory store	[Red]	SR	Base R	Offset (5)		Yes	No	Yes	Yes	No	No	Yes	No	No	No	No	Yes	No	Mem[Base R + Offset] <= SR	
LDR	Memory load	[Red]	DR	Base R	Offset (5)		Yes	No	No	Yes	Yes	Yes	No	No	No	No	No	Yes	No	DR <= Mem[Base R + Offset]	
ADD(C)	Add (with carry?)	[Red]	DR	SR1	C	[Grey]	SR2	No	No	Yes	Yes	Yes	No	No	No	No	No	Yes	Yes	Sometimes	DR <= SR1 + SR2 + (C?)
		[Red]	DR	Imm (8)		Yes	Yes	No	No	Yes	No	No	No	No	No	No	Yes	Yes	No	DR <= DR + Imm	
SUB(C)	Subtract (with carry?)	[Red]	DR	SR1	C	[Grey]	SR2	No	No	Yes	Yes	Yes	No	No	No	No	No	Yes	Yes	Sometimes	DR <= SR1 - SR2 (with C?)
		[Red]	DR	Imm (8)		Yes	Yes	No	No	Yes	No	No	No	No	No	No	Yes	Yes	No	DR <= DR - Imm	
AND	Bitwise (N)AND	[Red]	DR	SR1	N	[Grey]	SR2	No	No	Yes	Yes	Yes	No	No	No	No	No	Yes	Yes	No	DR <= (Not?)(SR1 & SR2)
		[Red]	DR	Imm (8)		Yes	No	No	No	Yes	No	No	No	No	No	No	Yes	Yes	No	DR <= DR & Imm	
ORR	Bitwise (N)OR	[Red]	DR	SR1	N	[Grey]	SR2	No	No	Yes	Yes	Yes	No	No	No	No	No	Yes	Yes	No	DR <= (Not?)(SR1 SR2)
		[Red]	DR	Imm (8)		Yes	No	No	No	Yes	No	No	No	No	No	No	Yes	Yes	No	DR <= DR Imm	
XOR	Bitwise X(N)OR	[Red]	DR	SR1	N	[Grey]	SR2	No	No	Yes	Yes	Yes	No	No	No	No	No	Yes	Yes	No	DR <= (Not?)(SR1 ^ SR2)
		[Red]	DR	Imm (8)		Yes	No	No	No	Yes	No	No	No	No	No	No	Yes	Yes	No	DR <= DR ^ Imm	
SLL	Logical shift left	[Red]	DR	SR	[Grey]	Immediate (4)		Yes	No	Yes	No	Yes	No	No	No	No	No	Yes	Yes	No	DR <= SR << Imm
SLR	Logical shift right	[Red]	DR	SR	[Grey]	Immediate (4)		Yes	No	Yes	No	Yes	No	No	No	No	No	Yes	Yes	No	DR <= SR >> Imm