CS224 Fall 2020 OUIZ NO. 5 Solution commission look telows

December 23, 2020

PLEASE READ: 1. Only handwritten answers are accepted. 2. Convert your handwritten answers to pdf and upload one pdf file to Moodle. Make sure that you answer the questions in the order they are given. Provide a neat work and make sure that your answers are numbered and in the order of questions and distinguishable from each other. Do not miss the deadline.

1. Cache Memory

Consider a processor with an architecture similar to MIPS: byte addressable, words are 4 bytes, main memory size is 4 GB.

For the sections A and B below consider the following memory accesses with the given memory addresses. The table shows that for a word that contains a value represented with M1 is at memory location 0X10F and it is accessed for a lw instruction.

Memory Content	Used For instruction	Memory Address in Hex	Memory Address in Binary
M1	1w	10F	0001 0000 1111
M2	sw	0AF	0000 1010 1111
M3	lw	0F0	0000 1111 0000
M4	lw	05C	0000 0101 1100
M5	lw	10C	0001 0000 1100
M6	sw	0FC	0000 1111 1100
M7	sw	1FC	0001 1111 1100

- A. Consider the following cache memory configuration for the above memory accesses. N= 1 (direct mapped cache), block size is 4 words, number of sets is 4.
- a. Give the physical (main) memory address structure as it will be used to access the cache memory. Draw a simple figure and indicate the name and size of each subfield in terms of number of bits.
- **b.** Draw the structure of a block in terms of its components: V (valid bit), D¹ (dirty bit), Tag, Data. Indicate the size of each field.

What is the total block size in bits?

What is the SRAM size in bits?

What is the cache memory total data field size in bytes?

- c. Show the final contents of the cache memory in a figure in terms of its subfield after accessing memory locations in the order given above. Give the values of tag etc. in bits, show block data contents in terms of M1, M2 etc.
- **d**. For each memory access indicate if it is a hit or miss. Give the miss type for each case. What is the hit rate?

¹ D bit indicates if the block content is modified during execution time and if it so when that block is emptied due to a conflict its content is written back to physical memory.

B. Consider the above memory access sequence with the following cache memory structure: N= 2 (2-way associative cache), block size is 2 words, number of sets is 4. For block replacement LRU is used. To support the LRU policy the U bit is used as illustrated in the textbook (slides). In your answer include the U bit when needed. Answer all sub questions of the question A given above, so in your answers you will have the sub questions B.a, ..., B.d.

2. Virtual Memory

- A. Consider a virtual memory structure of size 4 GB. The physical (main) memory size is given as 128 MB. The page size is 1 KB.
- **a.** What is the virtual memory address structure in terms of its components and sizes (in bits)? Give a figure for the structure.
- b. What is the structure of one row of the page table? Give it in terms of its subfield names and sizes in bits. Consider both D: dirty and V: bit. What is the size of one row in number of bits. Give a figure for the structure.
- c. Now consider a 2-way (2-entry) TLB structure. Draw the structure of the TLB. Give it in terms of its subfield names and sizes in bits. Consider both D: dirty and V: bit, What is its total size? Assume that LRU is used for replacement. Use the minimum number of U bits.
- d. Now consider a 4-way TLB structure. Draw the structure of the TLB. Give it in terms of its subfield names and sizes in bits. Consider both D: dirty and V: bit. What is the size of one row in number of bits. Draw it. Assume that LRU is used for replacement. Use two U bits for each entry of the TLB (we need 2 U bits since it is it is 4-way: we have to keep track of the utilization age of each of the 4 ways).
- **B.** Consider a virtual memory environment of size 4KB with page size of 0.25 KB. Physical memory size is 2KB. (This part is independent of question 2.A.)
- a. Consider the following memory accesses from left to right. Show the final content of the memory page table including the V bit and D bit after performing "all" memory accesses. For unknown entries assume 0 values.

Memory Access No.	1	2	3	4	5	6	7	8
Virtual Memory Address	0B4	0F0	2A0	2AC	4AC	0CC	244	B00
Physical Memory Address	2B4	2F0	4A0	4AC	0AC	2CC	444	700
Instruction Executed	sw	1w	1w	sw	lw	lw	sw	lw

b. Consider a TLB structure with two entries and with LRU replacement policy. Draw the TLB include D and U bits. Show the size of each component in number of bits. What is total size in terms of number of bits?

Show TLB contents in hexadecimal after "each" memory access. Indicate if a memory access produces a hit or miss for the TLB contents. State the type of each miss.

CS224 Fall 2020 QUIT NO.5 Dec- 26'20 1. Cache Hemory MRPS: Byte addressable Main Hem Size=4GB -> 22x 220=232 word: 4 bates 1.A. Cache Men. N=1, Bloch Size: 4 words No. of Sets=4 a physical man. address strotus Settro. were offsel Byte offset in ward (provided the word) 6616 26 > loga(Na. of wards in block) telw remeins 6. Cache Hemory Block Starton Whit Dist Toy Date Ly 4x32=128 bis Los 61 Lors Bloch size = 1+1+26+128= 156 bits = (= set size) SPAM size = 4x156 = 624 bits (Cache men + overhead) Cache Men Total Date Field Size = No. of sets XNX Block Size 4 x1 x (4x4) = 64 bytes (in Mote) c. Coule her Cache Mem Finel Contents Comp. Mice (Compulsions min) MI: SETNO D Tos Data MI: 0001 0000 IIII 10th (111 (7M) Comb Will D=1 4 0001 11 W.S. 88 M2:0000 10 M2 @1 Copp Comp. Miss 1111 0000 M3 = 0000 10 MY 10 0000 0 Comp. Miss 0101 1100 0001 00 HI/HS Hit (Toy=Try of Mi) 00 M4: 0000 0000 1100 1111 1100 (SW) Hit (Tog = Tog of M3) M5: 0001 Tay is 32 bits, but only the relevant part is shown. M7:0001 1111 1100 (SW) Capacity miss M6: 0000 Hit Mice Summers Mh= Set no : mobilized Frot 4: Comprison Mas M5, M6: Hit


Qua No 5/p. 1 of 4

M7: Capacity Miss Hit late: 2/7

CS224, QVIX NO. T &1. (CM)
N=2, Bloch Size: 2 werds, No. of Jeb: 4 Bloch Replacement: LRM
a. Physical menon address structure
Tag Set Mo: (Index No.) ward offert in Block Gree offert in ward 2 27 Result Showfree
27 64 bits
and Made Site = 2775=100
-SRAM Size= 9xset Size= 9 NOU-1 La But we have one were detail: U bits for each stel
4 sets XV bit size = 4 bits
9 Sty XV Bit
Total Sham Size: 748 bits
when No of u bits) = 1092N = White/set
Cashe Menan Centerts as the way
M1: 0001 0000 IIII COMP. MILL MILL MILL SUNTED
ALT COURS
M4: 0000 0101 1100 Comp. MISS MED MS. MISS MS. MS. MS. MS. MS. MS. MS. MS. MS. M
V 40 000
WY - 0000 1111 1100 COMPANY MICE
N2 - 0001 III 1100 Confer
Het Rate = 0 All mixes My: My 10 U bit=0
M5: M2 N5 01 V 614:0
Mp: M2 M3 10 0 bit = 0 M2 M5 01 M3 M5 01 M3 M5 01 M3 M5 01 M3 M5 01 M4 M5
Quatro 5/1.2 of 4 blich

CS 224, QUA NO. 5 Sd. (cont.)

for this



T

0

8 bit page size --> ppn and vpn 4 bits (first digit)

No.	of f	M	fyn=2"=2"=23
PM	Address	and the same of th	No. of VM Pass = 2 = 16

190	VM Address	PM Address	100
147	084	284	SW
2-	OFO	2F0	california Constante de Brita
2	2 A0	4A0	a company to the control of the part help
<i>S</i> = .	2AC	1 AC	Su
4	1 AC	OAC	
5	o cc	200	The same of the same
6	244	4 44	ns
7	800	700	¥.

1111	-
-	
1110	National Assessment State and State State State of
1101	- National Control of the State
1100	
1011	O III
1010	And the state of t
1001	and the state of the same of t
1000	1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -
0111	and the same of th
0110	manufacture of the same of the same
0101	10000
0,00	The same of the sa
1100	100
00 10	STANSON NEWSTRANSPORTER

TLB Contact Progress as we access memors

VPN & PPN are shown in decimal

No. V D VPN PPN V D VPN PPN W Shital carditary No. V D VPN PPN V D VPN PPN W X 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
* 11 0 MB way paid word. Hit Rate = 78	