

**Bilkent University**  
Computer Engineering Department


**TEMPLATE  
for  
GRADING**

**CS224: COMPUTER ORGANIZATION**

Midterm

Date: **November 15, 2020**

Time: 14:30 – 17:00

<b>Student Name:</b> <b>ID No.:</b> <b>Section:</b>	
---	---

**GOOD LUCK!**

- Notes:
1. There are 100 points, 5 questions on 8 pages.
  2. Please **READ** the questions and the notes below.
  3. It is an open textbook exam. You can only use the textbook.
  4. You can only use four function simple calculators.
  5. You cannot share calculators.
  6. A copy of the MIPS green card is provided at the end of the exam.  
You can detach and use it. You can keep it after the exam.
  7. There is an empty page after the questions. You may use it for your work.
  8. Show your work. You have to provide a legible neat work.
  9. You cannot leave the exam room in the first 30 minutes.
  10. You may take a picture of your midterm pages when you are allowed  
by your exam proctor.
  11. Please do not write anything in the following table.

Question No.	Q1	Q2	Q3	Q4	Q5	Overall
Points Possible	20	25	25	15	15	100
Your Grade						

**Question 1. (20 points): MIPS Programming and Floating Point Numbers**

If you think that there is something wrong in a question explain.

- a. (10 points) In MARS assembler/simulator we want to have another pseudo instruction with the mnemonic `jle`: jump less than or equal.

For example, "`jle $t0, $t1, done`". This instruction sets the PC equal to the address of the label `done`, i.e., it jumps to label `done`, if  $\$t0 \leq \$t1$ . Show its implementation below in the provided box. If needed you may also use additional labels such as `L1` etc. You are not allowed to use any pseudo instruction. An efficient implementation with minimal number of instructions is essential during grading.

jump far away

```

=> jle    $t0, $t1, done # Give the 3 generated instruction below.
      slt   $at, $t1, $t0          $t0 < $t1 ==
      bne  $at, $zero, L1          # true means      not($t1 < $t0) ==
      j    done                   # that $t1 < $t0      not($t0 > $t1)
L1 =
      slt   $at, $t1, $t0          not($t1 < $t0) ==
      beq  $at, $zero, done        $t1 > $t0
  ) accepted

```

- b. (6 points) Consider the following single precision IEEE floating point number given in hexadecimal `C4 02 D0 00`. Give its normalized binary number representation and its decimal equivalent in the following boxes.

Norm. binary:	1.0000 0101 101 $\times 2^9$
Decimal:	-523.25

`C4 02 D0 00`  
 $\downarrow$   
 $1100\ 0100\ 0000\ 0010\ 1101\ 0000\ 0000\ 0000$   
 $\swarrow$   $\searrow$   
 $8\ 8$   
 $\rightarrow 1.00000101101 \times 2^9$   
 $\Rightarrow 20B.4_{16}$   
 $2 \times 16^2 + 0 + 11 \times 16 + 4/16$   
 $512 + 11 + 0.25 \Rightarrow 523.25$   
 $\begin{matrix} 88_{16} \\ - 7F_{16} \\ \hline 09 \end{matrix} \leftarrow \text{exponent}$

- c. (4 points) You are given the following MIPS machine instruction (in hex): `8D 28 FF F4`. Disassemble this machine instruction and give its symbolic machine instruction equivalent in the following box.

$\begin{matrix} FFFF \\ - FFF4 \\ \hline 000B \\ + 1 \\ \hline C \end{matrix}$

$\begin{matrix} \$8 & & -12 & & \$9 \\ \downarrow & & \downarrow & & \downarrow \\ \boxed{\text{lw } \$t0, 0xFFFF(\$t1)} \end{matrix}$

`8D 28 FF F4`  
 $\downarrow$   
 $1000\ 1101\ 0010\ 1000\ 1111\ 1111\ 1111\ 0100$   
 $\downarrow$   
 $23_{16}\ \$9\ \$8\ \text{imm}$   
 $\text{lw}$   
 $\$9 = \$t1$   
 $\$8 = \$t0$

**I-type**  
 $\text{opcode/rs/rt/imm}$   
 $\text{lw rt, imm(rs)}$

## Question 2. (25 points): MIPS Code Generation and Program Tracing

a. (9 points) Consider the following code segment.

```

L1:      j      L1
        la      $t0, sum      # sum is defined in the data segment
        add     $t0, $t0, $t0
next:    add     $t0, $t0, $t0
        beq     $t0, $t1, L1
        add     $t0, $t0, $t0

```

jump: opcode/address 00 40 00 AC  
 not stored  
 00 0010 0000 0100 0000 0000 0000 1010 11  
 0 8 1 0 0 0 2 B

Assume that L1 is at memory location 0x 00 40 00 AC. Give the MIPS machine instruction that will be generated for "j L1" and "beq \$t0, \$t1, L1" in the following box in hex.

L1: j L1 # Give the generated machine instruction below in hex.

0X08 10 00 2B

beq \$t0, \$t1, L1 # Give the generated machine instruction below in hex.

0X11 09 FF FA

b. (16 points) Consider the following code segment. Note that MIPS text segment begins at memory location 0x 00 40 00 00 and the data segment begins at memory location 0x 10 01 00 00.

```

        .text
main:   lw      $t0, a
        la      $t1, array
        lw      $t2, n
        li      $t4, 0
L1:     beq     $t2, $0, L2
        lw      $t3, 0($t1)
        addi    $t1, $t1, 4
        addi    $t2, $t2, -1
        bgt     $t3, $t0, L1
        add     $t4, $t3, $t4
        j      L1
L2:     ...
        .data
array:   .word   0, 1, 3, 5, 10, 20
n:       .word   ... # its value is specified below in the following table
a:       .word   ... # its value is specified below in the following table

```

beq -6 instructions  
 14 hex  
 beq \$8, \$9, -6  
 -6 ⇒ 0000 0110  
 1111 1001  
 1111 1010  
 00 0100 01000 01001 FF FA  
 1 1 0 9  
 11 09 FF FA

What will be the contents of the registers \$t1, \$t2, \$t3, and \$t4 (in hex.) when we reach L2 during execution time for the values of the variables a and n as shown in the following table.

a	n	\$t1	\$t2	\$t3	\$t4
5 <sub>10</sub>	6 <sub>10</sub>	0x10010018	0x0--0	0x00000014	0x00000009
10 <sub>10</sub>	8 <sub>10</sub>	0x00010020	0x0--0	0x0000000f	0x00000025

Data Segment  
Memory Address

hex	array(i)
04	1
08	3
0c	5
10	10
14	20
18	n
1c	a
20	-

For a=5, n=6

\$t0 5 \$t1 0x00400000 \$t2 6 \$t3 0

Find the summation of array elements greater than n (6), when exits the loop \$t1 points to n

variable address (hex)  
 array 0x 00 40 00 00  
 n 0x 00 40 00 18  
 a 0x 00 40 00 1c  
 loc after a 0x 00 40 00 20

The first case (a=5, n=6): find sum of array elements ≤ a(5)

The second case (a=10, n=8): find sum of array elements and next two consecutive values (10, 8) ≤ a(10)



### Question 3. (25 points): MIPS Single-Cycle New Instruction Implementation

In this question consider the single-cycle MIPS architecture and the implementation of a new I-type MIPS instruction called waps (opcode is  $38_{10}$ ). An example of waps is given below.

waps \$t1, 12(\$t2)

The contents of some registers and some memory locations before and after executing the above instruction is given in the following table. The table shows that before executing the instruction register \$8 contains  $0x00cc00bc$  and after executing the instruction it still contains  $0x00cc00bc$ . The memory location with the address  $0x00cc00cc$ , before executing the instruction, contains  $0x000000cc$ ; after executing the instruction it still contains  $0x000000cc$ .

	Register Contents			Memory Address			
	\$8	\$9	\$10	$0x00cc00cc$	$0x00cc00d0$	$0x00cc00d4$	$0x00cc00d8$
Contents Before Execution $\Rightarrow$	$0x00cc00bc$	$0x00000000$	$0x00cc00cc$	$0x000000cc$	$0x000000d0$	$0x00000000$	$0x0000000b$
Contents After Execution $\Rightarrow$	$0x00cc00bc$	$0x0000000b$	$0x00cc00cc$	$0x000000cc$	$0x000000d0$	$0x00000000$	$0x00000000$

- a. (5 points) Generate the machine instruction that corresponds to the symbolic instruction

waps \$t1, 12(\$t2)

in hex in the following box. Show your work.  $rs \quad rt \quad imm$

$0x\ 99\ 49\ 00\ 0c$

waps I-type  
opcode/rs/rt/imm  
 $38_{10} = 26_{16}$     10    9    12

$\begin{array}{ccccccc} 10 & 0110 & 01010 & 01001 & 00\dots1100 \\ \hline & 9 & 4 & 9 & 0 & 9 & 9 & c \end{array}$

- b. (8 points) Give the RTL description that defines how the instruction works.

The table shows that the contents of the 1st and 2nd operands are exchanged (swapped)!

$IM[PC]$

$RF[rt] \leftarrow DM[RF[rs] + \text{signExt}(imm)]$

$DM[RF[rs] + \text{signExt}(imm)] \leftarrow RF[rt]$

$PC \leftarrow PC + 4$

Note:

$rt$  cannot be \$zero

the assembler would give

an error message for a

case like that,

$\$0 = 0$  always

See the next page for the continuation of the question.



**Question 4. (15 points): MIPS Programming for Linked Lists: Completing Missing Parts**

Consider a singly linked list structure with nodes containing two fields: First the link field, then followed by a data field of size one word. Complete the subprogram `replaceWithSum` given below which replaces the data field of each node with the summation of the data fields starting with that node. For example, if the linked list data fields contain the following numbers 1, 2, 3, 4 (the data field of the first node contains 1 etc.); after executing the subprogram the updated data fields contain the following values 10, 9, 7, 4. This means that the data field of the first node now contains 10 after executing `replaceWithSum`, etc.

For implementing `replaceWithSum` assume that a subprogram called `findSum` is available as a library routine: It returns a value which is equal to the summation of data fields of the linked list starting from the node pointed by the only parameter of the subprogram. For example, if linked list data fields contain the following numbers 1, 2, 3, 4 and if we pass the address of the second node to `findSum` it returns 9.


Your task is completing the missing parts of the subprogram `replaceWithSum`. Note that it does not use any `$t` registers or pseudo instructions. You cannot add new instructions. The parameter passing and returning results from methods follow the traditions of MIPS programming.

`replaceWithSum:`

```

      addi  $sp, $sp, -8
      sw    $s0, 4($sp)
      sw    $ra, 0($sp)
      add   $s0, $zero, $a0
L1:   beq   $s0, $zero, L2
      add   $a0, $s0, $zero
      jal   findSum
      sw    $v0, 4($s0) / 4($a0) ← ?
      lw    $s0, 0($s0) / 0($a0) ← ?
      j     L1          # jump ...
L2:   lw    $ra, 0($sp)
      lw    $s0, 4($sp)
      addi  $sp, $sp, 8
      jr    $ra          # Program end here

```



OK but  
not recommended  
since \$a0 can be  
changed by findSum



**Question 5. (15 points): MIPS Recursive Program Tracing**

Consider the following program segment.

```

    lw      39,0 $a, m  # Variable m is defined in the data segment
    lw      $a1, n  # Variable n is defined in the data segment
    jal     subProgram
    ...
#-----
subProgram:
    bge     $a0, $a1, next
    move    $v1, $a0
    jr      $ra          # <== Instruction no. 1
# Give the values of the cells at this point. (Read the rest to understand this.)
next:
    sub     $sp, $sp, 4
    sw      $ra, 0($sp)
    addi    $v0, $v0, 1
    sub     $a0, $a0, $a1
    blt     $a0, $a1, done
    jal     subProgram    # <== Instruction no. 2    saves $ra 3 times for below line
                                                    = 3 times done = 3 times inst 3
done:
    move    $v1, $a0
    lw      $ra, 0($sp)
    add     $sp, $sp, 4
    jr      $ra          # <== Instruction no. 3

```

Trace the code given above and fill in the empty cells of the following table when we execute the program with m and n values given in the first two columns of the table. Under \$v0 and \$v1 give the contents of these registers after completing the execution. Under the column "Inst. No. 1" give the number of times the instruction given on that line is executed when subProgram is executed for the m and n given in the first two columns. Do the same for the last two columns for "Inst. No. 2" and "Inst. No. 3".

m	n	\$v0	\$v1	Inst. No. 1	Inst. No. 2	Inst. No. 3
4	3	1	1	0	0	1
15	4	3	3	0	2	3
38	7	5	3	0	4	5

If you think that we have an infinite loop explain why and state how to fix it.

Page number 8 is intentionally left blank.



# MIPS Reference Data

①



## CORE INSTRUCTION SET

NAME, MNEMONIC	FOR-MAT	OPERATION (in Verilog)	OPCODE / FUNCT (Hex)
Add	add R	$R[rd] = R[rs] + R[rt]$	(1) 0/20 <sub>hex</sub>
Add Immediate	addi I	$R[rt] = R[rs] + \text{SignExtImm}$	(1,2) 8 <sub>hex</sub>
Add Imm. Unsigned	addiu I	$R[rt] = R[rs] + \text{SignExtImm}$	(2) 9 <sub>hex</sub>
Add Unsigned	addu R	$R[rd] = R[rs] + R[rt]$	0/21 <sub>hex</sub>
And	and R	$R[rd] = R[rs] \& R[rt]$	0/24 <sub>hex</sub>
And Immediate	andi I	$R[rt] = R[rs] \& \text{ZeroExtImm}$	(3) C <sub>hex</sub>
Branch On Equal	beq I	if( $R[rs] == R[rt]$ ) $PC = PC + 4 + \text{BranchAddr}$	(4) 4 <sub>hex</sub>
Branch On Not Equal	bne I	if( $R[rs] != R[rt]$ ) $PC = PC + 4 + \text{BranchAddr}$	(4) 5 <sub>hex</sub>
Jump	j J	$PC = \text{JumpAddr}$	(5) 2 <sub>hex</sub>
Jump And Link	jal J	$R[31] = PC + 8; PC = \text{JumpAddr}$	(5) 3 <sub>hex</sub>
Jump Register	jr R	$PC = R[rs]$	0/08 <sub>hex</sub>
Load Byte Unsigned	lbu I	$R[rt] = \{24'b0, M[R[rs]](7:0)\}$ $+ \text{SignExtImm}(7:0)$	(2) 24 <sub>hex</sub>
Load Halfword Unsigned	lhu I	$R[rt] = \{16'b0, M[R[rs]](15:0)\}$ $+ \text{SignExtImm}(15:0)$	(2) 25 <sub>hex</sub>
Load Linked	ll I	$R[rt] = M[R[rs] + \text{SignExtImm}]$	(2,7) 30 <sub>hex</sub>
Load Upper Imm.	lui I	$R[rt] = \{\text{imm}, 16'b0\}$	3 <sub>hex</sub>
Load Word	lw I	$R[rt] = M[R[rs] + \text{SignExtImm}]$	(2) 23 <sub>hex</sub>
Nor	nor R	$R[rd] = \sim (R[rs]   R[rt])$	0/27 <sub>hex</sub>
Or	or R	$R[rd] = R[rs]   R[rt]$	0/25 <sub>hex</sub>
Or Immediate	ori I	$R[rt] = R[rs]   \text{ZeroExtImm}$	(3) d <sub>hex</sub>
Set Less Than	slt R	$R[rd] = (R[rs] < R[rt]) ? 1 : 0$	0/2a <sub>hex</sub>
Set Less Than Imm.	slti I	$R[rt] = (R[rs] < \text{SignExtImm}) ? 1 : 0$	(2) a <sub>hex</sub>
Set Less Than Imm. Unsigned	sltiu I	$R[rt] = (R[rs] < \text{SignExtImm}) ? 1 : 0$	(2,6) b <sub>hex</sub>
Set Less Than Unsig.	sltu R	$R[rd] = (R[rs] < R[rt]) ? 1 : 0$	(6) 0/2b <sub>hex</sub>
Shift Left Logical	sll R	$R[rd] = R[rt] \ll \text{shamt}$	0/00 <sub>hex</sub>
Shift Right Logical	srl R	$R[rd] = R[rt] \gg \text{shamt}$	0/02 <sub>hex</sub>
Store Byte	sb I	$M[R[rs] + \text{SignExtImm}(7:0)] = R[rt](7:0)$	(2) 28 <sub>hex</sub>
Store Conditional	sc I	$M[R[rs] + \text{SignExtImm}] = R[rt];$ $R[rt] = (\text{atomic}) ? 1 : 0$	(2,7) 38 <sub>hex</sub>
Store Halfword	sh I	$M[R[rs] + \text{SignExtImm}(15:0)] = R[rt](15:0)$	(2) 29 <sub>hex</sub>
Store Word	sw I	$M[R[rs] + \text{SignExtImm}] = R[rt]$	(2) 2b <sub>hex</sub>
Subtract	sub R	$R[rd] = R[rs] - R[rt]$	(1) 0/22 <sub>hex</sub>
Subtract Unsigned	subu R	$R[rd] = R[rs] - R[rt]$	0/23 <sub>hex</sub>

- (1) May cause overflow exception  
 (2)  $\text{SignExtImm} = \{16(\text{immediate}[15]), \text{immediate}\}$   
 (3)  $\text{ZeroExtImm} = \{16(1'b'0), \text{immediate}\}$   
 (4)  $\text{BranchAddr} = \{14(\text{immediate}[15]), \text{immediate}, 2'b'0\}$   
 (5)  $\text{JumpAddr} = \{PC + 4[31:28], \text{address}, 2'b'0\}$   
 (6) Operands considered unsigned numbers (vs. 2's comp.)  
 (7) Atomic test&set pair;  $R[rt] = 1$  if pair atomic, 0 if not atomic

## BASIC INSTRUCTION FORMATS

R	opcode	rs	rt	rd	shamt	funct
	31	26-25	21-20	16-15	11-10	6-5
I	opcode	rs	rt	imm		
	31	26-25	21-20	16-15		
J	opcode			address		
	31	26-25				

## ARITHMETIC CORE INSTRUCTION SET

② OPCODE

NAME, MNEMONIC	FOR-MAT	OPERATION	OPCODE / FUNCT (Hex)
Branch On FP True	hlti FI	if( $FPcond$ ) $PC = PC + 4 + \text{BranchAddr}$	(4) 11/8/1/-
Branch On FP False	bclfi FI	if(! $FPcond$ ) $PC = PC + 4 + \text{BranchAddr}$	(4) 11/8/0/-
Divide	div R	$Lo = R[rs]/R[rt]; Hi = R[rs]\%R[rt]$	0/-/-/1a
Divide Unsigned	divu R	$Lo = R[rs]/R[rt]; Hi = R[rs]\%R[rt]$	(6) 0/-/-/1b
FP Add Single	add.s FR	$F[fd] = F[fs] + F[ft]$	11/10/-/0
FP Add Double	add.d FR	$\{F[fd], F[fd+1]\} = \{F[fs], F[fs+1]\} + \{F[ft], F[ft+1]\}$	11/11/-/0
FP Compare Single	c.x.s* FR	$FPcond = (F[fs] \text{ op } F[ft]) ? 1 : 0$	11/10/-/y
FP Compare Double	c.x.d* FR	$FPcond = (\{F[fs], F[fs+1]\} \text{ op } \{F[ft], F[ft+1]\}) ? 1 : 0$	11/11/-/y
* (x is eq, lt, or le) (op is ==, <, or <=) (y is 32, 3c, or 3e)			
FP Divide Single	div.s FR	$F[fd] = F[fs] / F[ft]$	11/10/-/3
FP Divide Double	div.d FR	$\{F[fd], F[fd+1]\} = \{F[fs], F[fs+1]\} / \{F[ft], F[ft+1]\}$	11/11/-/3
FP Multiply Single	mul.s FR	$F[fd] = F[fs] * F[ft]$	11/10/-/2
FP Multiply Double	mul.d FR	$\{F[fd], F[fd+1]\} = \{F[fs], F[fs+1]\} * \{F[ft], F[ft+1]\}$	11/11/-/2
FP Subtract Single	sub.s FR	$F[fd] = F[fs] - F[ft]$	11/10/-/1
FP Subtract Double	sub.d FR	$\{F[fd], F[fd+1]\} = \{F[fs], F[fs+1]\} - \{F[ft], F[ft+1]\}$	11/11/-/1
Load FP Single	lwc1 I	$F[rt] = M[R[rs] + \text{SignExtImm}]$	(2) 31/-/-/0
Load FP Double	ldc1 I	$F[rt] = M[R[rs] + \text{SignExtImm}];$ $F[rt+1] = M[R[rs] + \text{SignExtImm} + 4]$	(2) 35/-/-/0
Move From Hi	mghi R	$R[rd] = Hi$	0/-/-/10
Move From Lo	mfl0 R	$R[rd] = Lo$	0/-/-/12
Move From Control	mfc0 R	$R[rd] = CR[rs]$	10/0/-/0
Multiply	mult R	$\{Hi, Lo\} = R[rs] * R[rt]$	0/-/-/18
Multiply Unsigned	multu R	$\{Hi, Lo\} = R[rs] * R[rt]$	(6) 0/-/-/19
Shift Right Arith.	sra R	$R[rd] = R[rt] \gg \text{shamt}$	0/-/-/3
Store FP Single	swc1 I	$M[R[rs] + \text{SignExtImm}] = F[rt]$	(2) 39/-/-/0
Store FP Double	sdc1 I	$M[R[rs] + \text{SignExtImm}] = F[rt];$ $M[R[rs] + \text{SignExtImm} + 4] = F[rt+1]$	(2) 3d/-/-/0

## FLOATING-POINT INSTRUCTION FORMATS

FR	opcode	fmt	ft	fs	fd	funct
	31	26-25	21-20	16-15	11-10	6-5
FI	opcode	fmt	ft	immediate		
	31	26-25	21-20	16-15		

## PSEUDOINSTRUCTION SET

NAME	MNEMONIC	OPERATION
Branch Less Than	blt	if( $R[rs] < R[rt]$ ) $PC = \text{Label}$
Branch Greater Than	bgt	if( $R[rs] > R[rt]$ ) $PC = \text{Label}$
Branch Less Than or Equal	btle	if( $R[rs] \leq R[rt]$ ) $PC = \text{Label}$
Branch Greater Than or Equal	bgtle	if( $R[rs] \geq R[rt]$ ) $PC = \text{Label}$
Load Immediate	li	$R[rd] = \text{immediate}$
Move	move	$R[rd] = R[rs]$

## REGISTER NAME, NUMBER, USE, CALL CONVENTION

NAME	NUMBER	USE	PRESERVED ACROSS A CALL?
\$zero	0	The Constant Value 0	N.A.
\$at	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	Yes

### OPCODES, BASE CONVERSION, ASCII SYMBOLS

MIPS opcode (31:26)	(1) MIPS funct (5:0)	(2) MIPS funct (5:0)	Binary	Deci- mal	Hexa- decim- al	ASCII Char- acter	Deci- mal	Hexa- decim- al	ASCII Char- acter
(1)	sll	add.f	00 0000	0	0	NUL	64	40	@
		sub.f	00 0001	1	1	SOH	65	41	A
j	srl	mul.f	00 0010	2	2	STX	66	42	B
j al	sra	div.f	00 0011	3	3	ETX	67	43	C
beq	sllv	sqrt.f	00 0100	4	4	EOT	68	44	D
bne	abs.f		00 0101	5	5	ENQ	69	45	E
blez	srlv	mov.f	00 0110	6	6	ACK	70	46	F
bgtz	sra	neg.f	00 0111	7	7	BEL	71	47	G
addi	jr		00 1000	8	8	BS	72	48	H
addiu	j alr		00 1001	9	9	HT	73	49	I
slli	movz		00 1010	10	a	LF	74	4a	J
slliu	movn		00 1011	11	b	VT	75	4b	K
andi	syscall	round.w.f	00 1100	12	c	FF	76	4c	L
ori	break	trunc.w.f	00 1101	13	d	CR	77	4d	M
xori		ceil.w.f	00 1110	14	e	SO	78	4e	N
lui	sync	floor.w.f	00 1111	15	f	SI	79	4f	O
(2)	mthi		01 0000	16	10	DLE	80	50	P
	mtlo		01 0001	17	11	DC1	81	51	Q
	mthi	movz.f	01 0010	18	12	DC2	82	52	R
	mtlo	movn.f	01 0011	19	13	DC3	83	53	S
			01 0100	20	14	DC4	84	54	T
			01 0101	21	15	NAK	85	55	U
			01 0110	22	16	SYN	86	56	V
			01 0111	23	17	ETB	87	57	W
	mult		01 1000	24	18	CAN	88	58	X
	multu		01 1001	25	19	EM	89	59	Y
	div		01 1010	26	1a	SUB	90	5a	Z
	divu		01 1011	27	1b	ESC	91	5b	[
			01 1100	28	1c	FS	92	5c	\
			01 1101	29	1d	GS	93	5d	^
			01 1110	30	1e	RS	94	5e	^
			01 1111	31	1f	US	95	5f	_
lb	add	cvt.s.f	10 0000	32	20	Space	96	60	a
lh	addu	cvt.d.f	10 0001	33	21	!	97	61	a
lwl	sub		10 0010	34	22	"	98	62	b
lwr	subu		10 0011	35	23	#	99	63	c
lbu	and	cvt.w.f	10 0100	36	24	\$	100	64	d
lhu	or		10 0101	37	25	%	101	65	e
lwr	xor		10 0110	38	26	&	102	66	f
	nor		10 0111	39	27	'	103	67	g
sb			10 1000	40	28	(	104	68	h
sh			10 1001	41	29	)	105	69	i
swl	sllt		10 1010	42	2a	*	106	6a	j
sw	slltu		10 1011	43	2b	+	107	6b	k
			10 1100	44	2c	,	108	6c	l
			10 1101	45	2d	-	109	6d	m
			10 1110	46	2e	.	110	6e	n
swr			10 1111	47	2f	/	111	6f	o
cache									
ll	tge	c.f.f	11 0000	48	30	0	112	70	p
lwl	tgeu	c.un.f	11 0001	49	31	1	113	71	q
lwc2	tlit	c.eq.f	11 0010	50	32	2	114	72	r
praf	tlit	c.ueq.f	11 0011	51	33	3	115	73	s
	teq	c.oit.f	11 0100	52	34	4	116	74	t
ldc1		c.ult.f	11 0101	53	35	5	117	75	u
ldc2	tne	c.ole.f	11 0110	54	36	6	118	76	v
		c.ule.f	11 0111	55	37	7	119	77	w
sc		c.sf.f	11 1000	56	38	8	120	78	x
swc1		c.ngle.f	11 1001	57	39	9	121	79	y
swc2		c.seq.f	11 1010	58	3a	:	122	7a	z
		c.ngl.f	11 1011	59	3b	;	123	7b	{
sdcl		c.lt.f	11 1100	60	3c	<	124	7c	
sdcl		c.ngle.f	11 1101	61	3d	=	125	7d	~
sdcl		c.le.f	11 1110	62	3e	>	126	7e	~
sdcl		c.ngt.f	11 1111	63	3f	?	127	7f	DEL


(1) opcode(31:26) = 0  
 (2) opcode(31:26) = 17<sub>ten</sub> (11<sub>hex</sub>); if fnt(25:21) = 16<sub>ten</sub> (10<sub>hex</sub>) f = s (single);  
 if fnt(25:21) = 17<sub>ten</sub> (11<sub>hex</sub>) f = d (double)

### IEEE 754 FLOATING-POINT STANDARD


$$(-1)^S \times (1 + \text{Fraction}) \times 2^{(\text{Exponent} - \text{Bias})}$$

where Single Precision Bias = 127,  
 Double Precision Bias = 1023.


### IEEE Single Precision and Double Precision Formats:




### MEMORY ALLOCATION




### STACK FRAME



### DATA ALIGNMENT



### EXCEPTION CONTROL REGISTERS: CAUSE AND STATUS



BD = Branch Delay, UM = User Mode, EL = Exception Level, IE = Interrupt Enable

### EXCEPTION CODES

Number	Name	Cause of Exception	Number	Name	Cause of Exception
0	Int	Interrupt (hardware)	9	Bp	Breakpoint Exception
4	AdEL	Address Error Exception (load or instruction fetch)	10	RI	Reserved Instruction Exception
5	AdES	Address Error Exception (store)	11	CpU	Coprocessor Unimplemented
6	IBE	Bus Error on Instruction Fetch	12	Ov	Arithmetic Overflow Exception
7	DBE	Bus Error on Load or Store	13	Tr	Trap
8	Sys	Syscall Exception	15	FPE	Floating Point Exception

### SIZE PREFIXES (10<sup>x</sup> for Disk, Communication; 2<sup>x</sup> for Memory)

SIZE	PRE-FIX	SIZE	PRE-FIX	SIZE	PRE-FIX	SIZE	PRE-FIX
10 <sup>3</sup> , 2 <sup>10</sup>	Kilo-	10 <sup>15</sup> , 2 <sup>50</sup>	Peta-	10 <sup>-3</sup>	milli-	10 <sup>-15</sup>	femto-
10 <sup>6</sup> , 2 <sup>20</sup>	Mega-	10 <sup>18</sup> , 2 <sup>60</sup>	Exa-	10 <sup>-6</sup>	micro-	10 <sup>-18</sup>	atto-
10 <sup>9</sup> , 2 <sup>30</sup>	Giga-	10 <sup>21</sup> , 2 <sup>70</sup>	Zetta-	10 <sup>-9</sup>	nano-	10 <sup>-21</sup>	zepto-
10 <sup>12</sup> , 2 <sup>40</sup>	Tera-	10 <sup>24</sup> , 2 <sup>80</sup>	Yotta-	10 <sup>-12</sup>	pico-	10 <sup>-24</sup>	yocto-

The symbol for each prefix is just its first letter, except μ is used for micro.