


# Design of synchronous counter (0,1,2, ..., 13,14,15, 0,1,2, ...) (input X)

20191583 김민준

## 1. Using D-FF

### ① State diagram



### ② State table

D	C	B	A	D*	C*	B*	A*	Dd	Dc	Db	Da
0	0	0	0	0	0	0	1	0	0	0	1
0	0	0	1	0	0	1	0	0	0	1	0
0	0	1	0	0	0	1	1	0	0	1	1
0	0	1	1	0	1	0	0	0	1	0	0
0	1	0	0	0	1	0	1	0	1	0	1
0	1	0	1	0	1	1	0	0	1	1	0
0	1	1	0	0	1	1	1	0	1	1	1
0	1	1	1	1	0	0	0	1	0	0	0
1	0	0	0	1	0	0	1	1	0	0	1
1	0	0	1	1	0	1	0	1	0	1	0
1	0	1	0	1	0	1	1	1	0	1	1
1	0	1	1	1	1	0	0	1	1	0	0
1	1	0	0	1	1	0	1	1	1	0	1
1	1	0	1	1	1	1	0	1	1	1	0
1	1	1	0	1	1	1	1	1	1	1	1
1	1	1	1	0	0	0	0	0	0	0	0

### ③ D-FF의 Excitation table

Q	Q*	D
0	0	0
0	1	1
1	0	0
1	1	1

#### ④ Karnaugh Map

•  $D_d$

$\frac{DC}{BA}$	00	01	11	10
00	0	0	1	1
01	0	0	1	1
11	0	1	0	1
10	0	0	1	1

$$D_d = DC' + DB' + DA' + D'CB A$$

•  $D_c$

$\frac{DC}{BA}$	00	01	11	10
00	0	1	1	0
01	0	1	1	0
11	1	0	0	1
10	0	1	1	0

$$D_c = CB' + CA' + C'BA$$

•  $D_b$

$\frac{DC}{BA}$	00	01	11	10
00	0	0	0	0
01	1	1	1	1
11	0	0	0	0
10	1	1	1	1


$$D_b = B'A + BA'$$

•  $D_a$

$\frac{DC}{BA}$	00	01	11	10
00	1	1	1	1
01	0	0	0	0
11	0	0	0	0
10	1	1	1	1

$$D_a = A'$$

#### ⑤ Circuit diagram



## 2. JK Flip Flop (state diagram 1825)

### ① State table

D	C	B	A	D*	C*	B*	A*	J <sub>D</sub> K <sub>D</sub>	J <sub>C</sub> K <sub>C</sub>	J <sub>B</sub> K <sub>B</sub>	J <sub>A</sub> K <sub>A</sub>
0	0	0	0	0	0	0	1	0X	0X	0X	1X
0	0	0	1	0	0	1	0	0X	0X	1X	X1
0	0	1	0	0	0	1	1	0X	0X	X0	1X
0	0	1	1	0	1	0	0	0X	1X	X1	X1
0	1	0	0	0	1	0	1	0X	X0	0X	1X
0	1	0	1	0	1	1	0	0X	X0	1X	X1
0	1	1	0	0	1	1	1	0X	X0	X0	1X
0	1	1	1	1	0	0	0	1X	X1	X1	X1
1	0	0	0	1	0	0	1	X0	0X	0X	1X
1	0	0	1	1	0	1	0	X0	0X	1X	X1
1	0	1	0	1	0	1	1	X0	0X	X0	1X
1	0	1	1	1	1	0	0	X0	1X	X1	X1
1	1	0	0	1	1	0	1	X0	X0	0X	1X
1	1	0	1	1	1	1	0	X0	X0	1X	X1
1	1	1	0	1	1	1	1	X0	X0	X0	1X
1	1	1	1	0	0	0	0	X1	X1	X1	X1

### ② JK-FF Excitation Table

Q	Q*	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

### ③ Karnaugh map

J <sub>D</sub>	DC	00	01	11	10
BA	00	0	0	X	X
01	0	0	0	X	X
11	0	1	X	X	
10	0	0	0	X	X

$$J_D = CBA$$

K <sub>D</sub>	DC	00	01	11	10
BA	00	X	X	0	0
01	X	X	0	0	
11	X	X	1	0	
10	X	X	0	0	

$$K_D = CBA$$

J <sub>C</sub>	DC	00	01	11	10
BA	00	0	X	X	0
01	0	X	X	0	
11	1	X	X	1	
10	0	X	X	0	

$$J_C = BA$$

K <sub>C</sub>	DC	00	01	11	10
BA	00	X	0	0	X
01	X	0	0	0	X
11	X	1	1	X	
10	X	0	0	X	

$$K_C = BA$$

J <sub>B</sub>	DC	00	01	11	10
BA	00	0	0	0	0
01	1	1	1	1	
11	X	X	X	X	
10	X	X	X	X	

$$J_B = A$$

K <sub>B</sub>	DC	00	01	11	10
BA	00	X	X	X	X
01	X	X	X	X	
11	1	1	1	1	
10	0	0	0	0	

$$K_B = A$$


J <sub>A</sub>	DC	00	01	11	10
BA	00	1	1	1	1
01	X	X	X	X	
11	X	X	X	X	
10	1	1	1	1	

$$J_A = 1$$

K <sub>A</sub>	DC	00	01	11	10
BA	00	X	X	X	X
01	1	1	1	1	
11	1	1	1	1	
10	X	X	X	X	

$$K_A = 1$$

④ Circuit diagram



### 3, T Flip Flop (State diagram 생략)

#### ① State table

D	C	B	A	D'	C'	B'	A'	T <sub>D</sub>	T <sub>C</sub>	T <sub>B</sub>	T <sub>A</sub>
0	0	0	0	0	0	0	1	0	0	0	1
0	0	0	1	0	0	1	0	0	0	1	1
0	0	1	0	0	0	1	1	0	0	0	1
0	0	1	1	0	1	0	0	0	1	1	1
0	1	0	0	0	1	0	1	0	0	0	1
0	1	0	1	0	1	1	0	0	0	1	1
0	1	1	0	0	1	1	1	0	0	0	1
0	1	1	1	1	0	0	0	1	1	1	1
1	0	0	0	1	0	0	1	0	0	0	1
1	0	0	1	1	0	1	0	0	0	1	1
1	0	1	0	1	0	1	1	0	0	0	1
1	0	1	1	1	1	0	0	0	1	1	1
1	1	0	0	1	1	0	1	0	0	0	1
1	1	0	1	1	1	1	0	0	0	1	1
1	1	1	0	1	1	1	1	0	0	0	1
1	1	1	1	0	0	0	0	1	1	1	1

#### ② T-FF excitation table

D	D'	T
0	0	0
0	1	1
1	0	1
1	1	0

#### ③ Karnaugh map

T <sub>D</sub> \ DC	00	01	11	10
BA				
00	0	0	0	0
01	0	0	0	0
11	0	1	1	0
10	0	0	0	0

$$T_D = CBA$$

T <sub>C</sub> \ DC	00	01	11	10
BA				
00	0	0	0	0
01	0	0	0	0
11	1	1	1	1
10	0	0	0	0

$$T_C = BA$$

T <sub>B</sub> \ DC	00	01	11	10
BA				
00	0	0	0	0
01	1	1	1	1
11	1	1	1	1
10	0	0	0	0

$$T_B = A$$

T <sub>A</sub> \ DC	00	01	11	10
BA				
00	1	1	1	1
01	1	1	1	1
11	1	1	1	1
10	1	1	1	1

$$T_A = 1$$

#### ④ Circuit diagram

