Custom Rocket Tile

Tiny Rocket Core
(32 bit single core)

L1 Data Cache (SRAM)

RoCC
Interface

Cache
Controller

interrupt

custom0

cmd

resp

mem req

mem resp

TileXBar

System Bus

Backing Memory (NVM)