

← NVM read access

●→ NVM write w/ checkpoint

→ NVM write w/o checkpoint

read dominated

write dominated

possible WAR bit

∅ empty

x dirty


x unmodified NVM

x modified NVM

1 Data cache with flush on checkpoint


2 Data cache with detection bits

time



Checkpoints: 3
NVM Reads: 2
NVM Writes: 5

All dirty cache lines are flushed during a checkpoint



Checkpoints: 1
NVM Reads: 2
NVM Writes: 4

Only dirty lines that can cause WAR violation trigger a checkpoint