## **Custom Rocket Tile** interrupt custom0 cmd Tiny Rocket Core resp 🔲 🔲 (32 bit single core) **RoCC** Cache Interface Controller mem req L1 Data Cache (SRAM) mem resp **TileXBar** System Bus Backing Memory (NVM)