

Design space exploration of cache configuration with execution time (CPU cycles)

