
ADCs for Direct RF Sampling


Tadipatri Uday Kiran Reddy - EE19BTECH11038

IIT Hyderabad


May 19, 2022

1/7






• ADC architecture for sampling at RF with low power and area.




- ADC architecture for sampling at RF with low power and area.
- High sampling rate with relatively slow circuits, Time-Interleaved ADC.



- ADC architecture for sampling at RF with low power and area.
- High sampling rate with relatively slow circuits, Time-Interleaved ADC.
- Minimize quantisation and noise error.


2/7

Motivation for RF sampling



 Simpler hardware design due to elimination of analog frequency conversion.

Motivation for RF sampling



- Simpler hardware design due to elimination of analog frequency conversion.
- Exploit the computing power of DSPs.

Analog-to-Digital Converters

Time-Interleaved ADC

Challenges

Thank You