



International Symposium on Networks-on-Chip

General Chairs

Bill Lin, UCSD, USA
Partha Kundu, Intel, USA

Program Chairs

Radu Marculescu, CMU, USA
Axel Jantsch, KTH, Sweden

Finance Chair

Karam Chatha, Arizona State, USA

Registration Chair

Joerg Henkel, Karlsruhe, Germany

Publications Chair

Luca Carloni, Columbia, USA

Publicity Chair

Davide Bertozzi, U. Ferrara, Italy

Tutorials Chair

Kees Goossens, NXP/TU Delft, Netherlands

Program Committee

Ahmed Hemani, KTH, Sweden
Alex Yakovlev, Newcastle U., UK
Anand Raghunathan, NEC C&C, USA
Andreas Hansson, Eindhoven, Netherlands
Avinoam Kolodny, Technion, Israel
Axel Jantsch, KTH, Sweden
Bill Lin, UCSD, USA
Brian Towles, D. E. Shaw, USA
Chita Das, Penn State, USA
Cristina Silvano, Politecnico di Milano, Italy
Davide Bertozzi, U. Ferrara, Italy
Diana Marculescu, CMU, USA
Dinesh Pamunuwa, Lancaster, UK
Drew Wingard, Sonics, USA
Eby Friedman, U. Rochester, USA
Erik Jan Marinissen, NXP, Netherlands
Federico Angiolini, U. Bologna, Italy
Frederic Petrot, TIMA, Grenoble, France
Gerard Smit, U. Twente, Netherlands
Hoi-Jun Yoo, KAIST, Korea
Jan Madsen, DTU, Denmark
Jari Nurmi, Tampere, Finland
Jens Sparsoe, DTU, Denmark
Joerg Henkel, Karlsruhe U., Germany
John Bainbridge, Silistix, UK
José Flich, UPV Valencia, Spain
Karam Chatha, Arizona State, USA
Kees Goossens, NXP/TU Delft, Netherlands
Li Shang, U. Colorado, Boulder, USA
Li-Shiuan Peh, Princeton, USA
Luca Benini, U. Bologna, Italy
Luca Carloni, Columbia, USA
Manolis Katevenis, U. Crete, Greece
Marcello Lajolo, NEC C&C, USA
Marcelo Lubaszewski, UFRGS, Brazil
Michael Taylor, UCSD, USA
Mike Kishinevsky, Intel, USA
Nicola Nicolici, McMaster, Canada
Partha Kundu, Intel, USA
Partha Pande, Washington State, USA
Pascal Vivet, CEA, France
Peter Feldman, IBM Research, USA
Petrus Eles, Linköping U., Sweden
Philippe Martin, Arteris, France
Radu Marculescu, CMU, USA
Rajeev Balasubramanian, U. Utah, USA
Riccardo Locatelli, STM, France
Robert Mullins, Cambridge, UK
Shashi Kumar, Jonköping U., Sweden
Sri Parameswaran, New S. Wales, Australia
Srinivasan Murali, EPFL, Switzerland
Sriram Vangal, Intel, USA
Steve Furber, Manchester, UK
Sudhakar Yalamanchili, Georgia Tech, USA
Tapani Ahonen, Tampere, Finland
Timothy Pinkston, USC, USA
Twan Basten, Eindhoven, Netherlands
Umit Ogras, Intel, USA
Vladimir Stojanovic, MIT, USA
Wayne Wolf, Princeton, USA
Zhonghai Lu, KTH, Sweden

Call for Papers

The 3rd ACM*/IEEE International Symposium on Networks-on-Chip May 10-13, 2009

Conference Web Site: <http://circuit.ucsd.edu/~nocs2009/>

Technical Scope

NOCS is the premier event dedicated to interdisciplinary research on on-chip communication technology, architecture, design methods and applications, bringing together scientists and engineers working on NoC innovations from inter-related research communities, including computer architecture, networking, circuits and systems, embedded systems, and design automation.

Original papers describing new and previously unpublished results are solicited on all aspects of NoC technology. Topics of interest include, but are not limited to:

- Network architecture (topology, routing, arbitration, ...)
- Network design for 3D stacked logic and memory
- Mapping of applications onto NoCs
- Power and energy issues
- Timing, synchronous/asynchronous communication
- NoC reliability issues
- O/S support for NoCs
- Metrics and benchmarks for NoCs
- Multi/many-core workload characterization & evaluation
- NoC network interface issues
- NoC design methodologies and tools
- NoC Quality of Service
- NoCs for FPGAs and structured ASICs
- NoC support for CMP/MPSoCs
- Novel interconnect links/switches/routers
- Optical & RF for on-chip/in-package interconnects
- Signaling and circuit design for NoC links
- Physical design of interconnect and NoC
- Floorplan-aware NoC architecture optimization
- Verification, debug & test of NoC
- NoC case studies, application-specific NoC design

Electronic paper submission requires a full paper, up to 10 double-column IEEE format pages, including figures and references. Papers will be evaluated by the program committee in a blind review process based on scientific merit, innovation, relevance, and presentation.

Proposals for tutorials, special sessions, and panels are also invited.

A special section related to the theme of the conference will be organized in collaboration with the IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

Important Dates

Abstract registration deadline

January 23, 2009 (hard deadline)

Full paper submission deadline

January 30, 2009 (hard deadline)

Proposals for tutorials, special sessions, and panels

January 30, 2009

Notification of acceptance

March 13, 2009

Final version due

April 6, 2009

Symposium

May 10-13, 2009

Sponsored by the IEEE Circuits and Systems Society, Council for EDA, ACM Special Interest Group on Computer Architecture (SIGARCH), ACM Special Interest Group on Embedded Systems (SIGBED), and ACM Special Interest Group on Design Automation (SIGDA).

*ACM sponsorships pending