

PT430 COL.BAR GEN.

Supply information:

Unit can be supplied from AC or DC. (Negative ground)

DC supply: 11.5 - 20V input range (82mA for video board).
+ to pins 25 + 26.
- to pins 29 + 30 (Ground).

(Note minimum DC can be lowered to 10.5V by shorting diode D1).


AC supply: 18V - 30V centre tapped (9-0-9 to 15-0-15).

Centre tap to pins 29 + 30. (Ground).

One leg to pins 25 + 26.

Other leg to pins 27 + 28.

Note: Supply diodes D1 + D2 can be used to "OR" two external DC supplies.
Connect one supply to pins 25 + 26.
Other supply to pins 27 + 28.
- to pins 29 + 30 (Ground).



PRACTEL

DRN: 16/1/86

ISSUE: 1 DWG 1 OF 1

COLOUR BAR
GENERATOR

BLOCK
DIAGRAM
PT-430

PT430 CIRCUIT OPERATION

IC11 is the subcarrier oscillator and is crystal controlled at 4.433619MHz and is adjusted in frequency by CV1. Another oscillator in IC12, which is the colour sync pulse generator operates at 5MHz, as set by R19,L1 and adjusted by CV2.

IC11 and 12 are connected together via R16-18, C12-14 and a varicap D17, so that the 5MHz oscillator in IC12 is phase locked to the 4.43MHz subcarrier. This circuit phase locks the horizontal sync output from IC12 to the oscillator frequency with a 25Hz offset. The pulse waveform from pin 9 of IC11 is filtered by R16, R17, C12 and C13 to give a D.C. component at test point 2 (TP2). This D.C. level adjusts the capacitance value of D17 to keep the circuit in lock. During alignment CV2 is adjusted such that the D.C. level at TP2 is approx. half the supply voltage (2.5V). This voltage then changes in normal operation to keep this oscillator phase locked, to the subcarrier oscillator.

As the signals generated by the Colour bar generator, are digitally derived the dot clock sets the number of pixels across the screen. In this case 128 pixels are generated from the 5MHz signal.

The 5MHz signal on pin 11 of IC12 is buffered by an inverter IC10e, and used as dot clock for the digital R.G.B. generator circuit, IC's 5-9.

After each vertical sync pulse, IC9a and IC9b, which form the Vertical Line counter, are reset by pin 19 of IC12. IC9 is then incremented every line by composite blanking (Pin 25 IC12 via inverter IC10b). For the first 140 lines of the screen after the field sync, IC5 will be held reset. IC7 is clocked by the dot clock (5MHz) and thus 128 dots will be addressed from the Screen ROM (IC6). These 128 dots or pixels produce the horizontal R.G.B. colours. The same line is repeated until the 140th line.

IC5 is the Identification Text Line Counter; and as IC5 is held reset for the first 140 lines. The same line of pixels will then appear on the top part of the screen, until IC5 is enabled.

On line 140 the output of IC9, (LE), will be 8CH. IC9 will then dead end at the count 140, as determined by D10-D12, by putting pins 1 and 9 of IC9 high. This will lift pin 5 of IC10c high and release the reset on IC5. IC5 is now incremented every line by composite blanking.

For the next 14 lines a different 128 pixels will be the output from the Screen ROM (IC6). These lines will contain any Identification Text information.

On the sixteenth line pins 1 and 9 of IC5 will go high as determined by D7,8,9 and 13; dead ending IC5, until the next vertical interval. Then the sixteenth line is repeated until the end of the field.

The output of the Screen ROM is clocked into IC8, at the pixel rate (2.5MHz), via IC10b. IC8 is enabled by composite blanking, via IC10d. This ensures that the R.G.B. outputs are always stable.

This pixel clock is derived from the Dot clock divided by 2, and is provided by IC7, pin 3.

Composite sync resets IC7, the pixel counter during Horizontal Blanking.

The two most significant address lines of IC6 are connected to an external switch such that three different "BANKS" in the ROM can be selected. This gives the possibility of three different output signals. These three output signals are usually colour black, colour bars with or without Identification Text and a split screen of colour bars and pulse and bar, with or without Identification Text.

The subcarrier is taken from pin 7 of IC11 and buffered by a FET (TS1). The subcarrier is then fed to an emitter follower buffer, TS2. The output on the emitter of TS2 is fed to the U balanced modulator (IC16). The signal on the collector of TS2 is fed through an adjustable phase shifting circuit formed by CV3, C19 and R28.

The signal on the base of TS3 should be 90° out of phase with, and leading, the signal at the collector of TS2. Adjusting CV3 will adjust this phase shift and thus adjust the quadrature. Fine turning of quadrature is achieved by adjusting CV4 and RV1. The phase shifted subcarrier is then fed to an input of the analogue switch IC14a, from the emitter of TS3. The inverted phase shifted subcarrier on the collector of TS3 is then fed through an emitter follower (TS4) to the second input of the analogue switch. The two inputs to the analogue switch (IC14) lag and lead the subcarrier going to IC16 by (90°). The analogue switch is driven by the PAL Ident output of the sync circuit, pin 2 of IC12. This forms the PAL switch. The output of IC14a drives the "V" balanced modulator (IC15).

Thus the phase of the subcarrier to IC15 changes by 180° every line or $\pm 90^\circ$ with respect to the "U" subcarrier. The D.C. level at the subcarrier inputs to the balanced modulators is set by R102 and R101 and the differential inputs to the balanced modulators pins 8 and 10, are kept at the same D.C. level by connecting the two inputs via a 100Ω resistor (R97 and R93).

R54, 55, 56, 60, 61, 66, 67, 70 and 71 form the luminance matrix.

A white signal is generated from the R.G.B. circuit to give a 100% white bar. This luminance signal Y, a staircase, is then fed to "-" differential inputs of both the U and V modulators.

The blue signal is then fed to the "+" differential input of the "V" modulator via R62 and R63. Thus the differential inputs of the "V" balanced modulator form the "Y-B" matrix. Similarly the red signal is fed to the "+" differential input of the "U" balanced modulator to form the "Y-R" matrix.

The white signal must also be added to the blue and red signals via R59, R58, R64 and R65 to cancel out the effect of the 100% white bar.

The D.C. levels on the "+" inputs is fixed by R73, R72, R74 and R75. The DC level on the "-" inputs to the modulators is set by fixed resistors R79, R87, R86, R79, R76, R84, R85, R77 and adjustable resistors RV5 and RV6.

RV5 and RV6 are used to fine tune the D.C. levels to null out the subcarrier from the black and white output levels.

The colour burst is derived by adding the burst flag to the red signal fed to the V modulator and adding the inverted burst (Via IC10a) to the blue signal fed to the U modulator. The gain of the "U" modulator is set by R103 and RV7. RV7 is used to adjust the U-V balance.

TP4 is the "-" output of the V modulator and TP5 is the "-" output of the U modulator. The "+" outputs of the U+V modulators pin 6, are connected to R50, thus adding the U + V outputs to give full chroma (CR).

The chroma is then passed to the mixer (TS7) via a band pass filter formed by L2 and CV5.

The mixer is formed by a common base amplifier (TS7). The chroma is fed to the emitter via RV4 which is used to adjust the overall chroma level for the output.

The luminance Y is taken from the luminance matrix, via R48 and buffered and level shifted by TS8. The luminance is then fed to the emitter of TS7 via RV2. RV2 is then used to adjust the overall luminance level at the output.

The composite sync output of IC12 is inverted by IC10f and filtered by C29. The composite sync signal is then attenuated by R51 and R52, AC. coupled by C31, filtered again by R53 and C30 before being fed to the emitter of TS7 via RV3. RV3 is then used to adjust the overall sync Level at the Output. This filtering provides the correct pulse shape for the sync signal.

The composite video signal on the collector of TS7 is then fed to Pin 1 of IC13.

Provided no external signal is selected, the composite internal signal is fed through to the output driver formed by TS6 and TS5.

When in the internal mode, pin 4 of IC13 will be low and this enables IC12, the SPG, to function via pin 18 of IC12. When pins 9, 10 and 11 of IC13 are brought low, pin 4 of IC13 will go high, switching off the sync generator and disabling the R.G.B. circuit.

This eliminates crosstalk from the colour bar generator into an external signal.

When external video is selected, the output of the composite video mixer, at pin 1 IC13a, should show less than 5mV pp. of subcarrier.

The external signal is terminated by R39, AC. coupled by C25 and clamped by D18, R41, R60 and C26 before being fed to the analogue switch IC13 pin 12. The external signal is fed via two analogue switches IC13a and 13b to the output driver formed by TS5 and TS6. Two analogue switches are used to reduce the amount of crosstalk from the external signal into the colour bar generator, when the external signal is present, but not selected.

The selection of internal or external signals may be accomplished either by a front panel switch or by automatic circuitry, located on the overlay PCB, PT431. (See separate page.)

The automatic selection of internal/external video and audio is determined by the presence and suitability of the syncs in the external signal. If the external Horizontal Sync is either low in amplitude or the incorrect frequency then the internal signal is automatically routed to the output.

This board is described in detail elsewhere.

PT430 ALIGNMENT PROCEDURE

ADJUSTMENTS

1. Switch on unit and allow to warm up for 2-3 minutes.
 2. View terminated output on a waveform monitor and vector scope.
 3. Adjust RV3 until the sync is 0.3V in amplitude or 40 IRE units.
 4. Adjust RV2 until the white level is 0.7V above the blanking level.
 5. Connect an accurate frequency meter to Tp1 and adjust CV1 until the frequency is 4.433619MHz.
 6. View test point 2 (TP2) on a C.R.O. with volts/division set at 1V/Div and the input D.C. coupled. Using a trimming tool adjust CV2 until the D.C. voltage at TP2 is 2.5V.
 7. Adjust RV6 for minimum subcarrier on black and white levels. Adjust RV7 for minimum subcarrier on black and white levels. Repeat these adjustments a number of times.
 8. Adjust CV3, CV4 and RV1 for optimum vector display. RV7 sets the U-V balance, where as CV3 adjusts the quadrature. CV4 and RV1 are used for fine tuning. All controls are interactive so repeatedly go through the process.
 9. Adjust CV5 with a trimming tool for maximum chroma level and then tune slightly off centre to reduce spikes in middle chroma transition.
 10. Adjust RV4 until the chroma is the correct level.
- PT430 ALIGNMENT PROCEDURE
- ADJUSTMENTS
1. Switch on unit and allow to warm up for 2-3 minutes.
2. View terminated output on a waveform monitor and vector scope.
3. Adjust RV3 until the sync is 0.3V in amplitude or 40 IRE units.
4. Adjust RV2 until the white level is 0.7V above the blanking level.
5. Connect an accurate frequency meter to Tp1 and adjust CV1 until the frequency is 4.433619MHz.
6. View test point 2 (TP2) on a C.R.O. with volts/division set at 1V/Div and the input D.C. coupled. Using a trimming tool adjust CV2 until the D.C. voltage at TP2 is 2.5V.
7. Adjust RV6 for minimum subcarrier on black and white levels. Adjust RV7 for minimum subcarrier on black and white levels. Repeat these adjustments a number of times.
8. Adjust CV3, CV4 and RV1 for optimum vector display. RV7 sets the U-V balance, where as CV3 adjusts the quadrature. CV4 and RV1 are used for fine tuning. All controls are interactive so repeatedly go through the process.
9. Adjust CV5 with a trimming tool for maximum chroma level and then tune slightly off centre to reduce spikes in middle chroma transition.
10. Adjust RV4 until the chroma is the correct level.

PRACTEL

DRN: 6/11/86

ISSUE: 2

DWG 1 of 2


PAL COLOUR BAR
GENERATOR

CIRCUIT
DIAGRAM

PT-430B

* 1% RESISTORS

XT1 TYPE	DRT	RS
C11	56pF	22pF
C18	10pF	4p7
CV1	11pF	60pF



PT431 CIRCUIT OPERATION

AUDIO SECTION

IC4(a) is a Wien bridge oscillator which operates at 1KHz. RV1 is used to change the gain of IC10a to adjust the output level to 8dbm. The output of the oscillator via IC10a is connected to the analog switch IC5a and then to an inverting amplifier IC7a which drives the left "+" output. The left "+" output is inverted by the unity gain amplifier IC7b to drive the left "-" output, thus providing a balanced left output.

IC10b is configured as an astable multivibrator and its output, pin 7, goes high for 3 seconds and low for 0.25 of a second. This signal is used to switch the output of the oscillator through to the right channel output via IC5(c). R33 and C18 filter the chopped signal to remove spikes and the signal then goes through another analog IC5b switch to IC8(a). IC8(a) drives the right "+" output and this output is then inverted by IC8(b) and used to drive the right "-" output thus providing the balanced right output. All the output amplifiers have a capacitor across their feedback resistors to filter any noise picked up from the video board. IC6a and IC6b take the external left and right balanced input signals and converts them to an unbalanced signal.

Analog switches IC5a and IC5b are controlled by the changeover signal C/O generated by the video detection circuit. When no external video signal is present the changeover C/O signal will be high and this will allow the oscillator output through to the left output and the interrupted oscillator output through to the right output. If an external video signal is present the changeover signal C/O will be low and this will allow the external audio signals to pass through to the output amplifiers. When pin 3 of IC4a is connected to the collector of TS4 via link LK1, and colour black is selected, the oscillator IC4a will stop. The 78L05, IC9 is used to create an artificial ground to allow the amplifier to have an artificial plus and minus rail from a +10v only supply.

VIDEO DETECTOR CIRCUIT


The external video signal is coupled via C1, sync tip clamped via R1, R3 C2 and D1 and buffered by TS1. Any chroma is then filtered out by R5 and C3 with D5 providing a clamping action for signals exceeding 2Vpp, to prevent overloading. The signal is then passed through a buffer (TS2) and sync tip clamped to slightly below 0v. IC1(a) then compares the clamped signal to the ground reference and pin 14 of IC1(a) outputs the separated composite sync.


This compsync is then used to control the analog switch (IC2) to separate the sync pulses from the external video. The separated syncs on pin 4 of IC2 are amplified by a common emitter amplifier (TS3). These amplified sync pulses are then filtered by a 15KHz band-pass filter formed by IC3 to ensure that large levels of random noise will not be recognised as video. The filtered sync pulses are then clamped to ground by C13 and D4 and rectified by D3 and C14. C15 is then charged via R21 and discharged via R22. IC1(b) then compares the D.C. voltage on C15 to a reference set by R25, R26 and R27. When the external signal is large enough the voltage on pin 10 of IC1(b) will rise above the

voltage on pin 11 of IC1(b) and pin 13 of IC1(b) will go low. This changeover signal C/O will change over the video and audio circuits to allow the external signals to pass. R27 provides hysteresis.

With the values of R25 and R26 shown, the changeover from external to internal video will occur when the incoming video signals sync levels go below 150mVpp. The return from internal to external signal occurs when the external sync level returns to greater than 200mVpp. To stop multiple switching, pin 10 of IC1(b) is brought to the edge connector so that it may be switched to ground to force the changeover signal high and have the audio and video boards output test signals irrespective of external video level or forced low to pass the external signals irrespective of video level.

The time constant of the C15, R21, R22 network allows approximately 100mSec delay from the removal of, or return of external video before the automatic changeover to or from internal video.





PRACTEL

DRN: 11/5/88





REV: 3

SH 2 OF 2

STEREO
TONE GENERATOR
SYNC DETECTOR

CIRCUIT
DIAGRAM

PT-431B



PT430 COL.BAR GEN.

ADJUSTMENTS:

V1 Sub Carrier Frequency
V2 Horizontal lock
V3 Quadrature
V4 Quadrature
V5 Filter

V1 Quadrature
V2 Video amplitude
V3 Sync amplitude
V4 Chroma amplitude
V5 Modulator balance
V6 Modulator balance
V7 U amplitude (U-V balance)