
☐ TaaviSalum / Digital-electronics-1







README.md

Digital-electronics-1

Laboratory #1

Link to my Digital-electronics-1 repository

Exercise 1: Verification of De Morgan's laws:

$$f(c, b, a) = \overline{b} \cdot a + \overline{c} \cdot \overline{b}$$

С	b	а	f(c,b,a)
0	0	0	1
0	0	1	1
0	1	0	0

С	b	а	f(c,b,a)
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	0

$$f(c,b,a)_{NAND} = \overline{(\overline{b} \cdot a) \cdot (\overline{c} \cdot \overline{b})}$$

С	b	а	$f(c,b,a)_{NAND}$
0	0	0	1
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	0

$$f(c,b,a)_{NOR} = \overline{(\overline{b} + a)} + (\overline{\overline{c} + \overline{b})}$$

С	b	a	$f(c,b,a)_{NOR}$
0	0	0	1
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	1

С	b	a	$f(c,b,a)_{NOR}$
1	1	0	0
1	1	1	0

VHDL Code:

```
-- Example of basic OR, AND, XOR gates.
-- Nexys A7-50T, Vivado v2020.1, EDA Playground
-- Copyright (c) 2019-2020 Tomas Fryza
-- Dept. of Radio Electronics, Brno University of Technology, Czechia
-- This work is licensed under the terms of the MIT license.
library ieee;
                           -- Standard library
use ieee.std_logic_1164.all;-- Package for data types and logic operations
-- Entity declaration for basic gates
entity gates is
   port(
       a_i : in std_logic;
                                      -- Data input
       b_i
             : in std_logic;
                                      -- Data input
            : in std_logic;
       c_i
                                       -- Data input
       f base : out std logic;
                                      -- Output function
       f NAND : out std logic;
                                      -- Output function
       f NOR : out std logic
                                       -- Output function
    );
end entity gates;
-- Architecture body for basic gates
architecture dataflow of gates is
begin
       f_base <= ((not b_i) and a_i) or ((not c_i) and (not b_i));</pre>
       f NAND <= ((not b i) nand a i) nand ((not c i) nand (not b i));</pre>
       f_NOR <= ((not b_i) nor a_i) nor (c_i nor (not b_i));</pre>
end architecture dataflow;
```

Waveform #1:



EDA Playground example

Exercise 2: Verification of Distributive laws:

$$x\cdot y + x\cdot z = a\cdot (y+z)$$

С	b	a	$x \cdot y + x \cdot z$	$a\cdot (y+z)$
0	0	0	0	0
0	0	1	0	0
0	1	0	0	0
0	1	1	1	1
1	0	0	0	0
1	0	1	1	1
1	1	0	0	0
1	1	1	1	1

$$(x+y)\cdot(x+z)=x+(y\cdot z)$$

С	b	a	$(x+y)\cdot(x+z)$	$x + (y \cdot z)$
0	0	0	0	0
0	0	1	1	1
0	1	0	0	0
0	1	1	1	1
1	0	0	0	0
1	0	1	1	1
1	1	0	1	1
1	1	1	1	1

VHDL Code:

```
-- Example of basic OR, AND, XOR gates.
-- Nexys A7-50T, Vivado v2020.1, EDA Playground
-- Copyright (c) 2019-2020 Tomas Fryza
-- Dept. of Radio Electronics, Brno University of Technology, Czechia
-- This work is licensed under the terms of the MIT license.
library ieee;
                           -- Standard library
use ieee.std logic 1164.all; -- Package for data types and logic operations
-- Entity declaration for basic gates
entity gates is
   port(
       a_i : in std_logic;
                                     -- Data input
       b i : in std logic;
                                     -- Data input
                                     -- Data input
       c_i : in std_logic;
       f m : out std logic;
                                      -- Output function
       f_n : out std_logic;
                                     -- Output function
       f_o : out std_logic;
                                     -- Output function
       f p : out std logic
                                      -- Output function
   );
end entity gates;
-- Architecture body for basic gates
architecture dataflow of gates is
   f_m <= (a_i and b_i) or (a_i and c_i);</pre>
   f n <= a i and (b i or c i);
   f_o <= (a_i or b_i) and (a_i or c_i);</pre>
   f p <= a i or (b i and c i);</pre>
end architecture dataflow;
```

Waveform #2:



EDA Playground example