
#### ☐ TaaviSalum / Digital-electronics-1



README.md


# Digital-electronics-1

# Laboratory #6

## **Exercise 1: Preparation tasks**

Timing diagram figure for displaying value 3.142

0



# Exercise 2: Display driver

#### VHDL code of the process p\_mux :

```
p_mux : process(s_cnt, data0_i, data1_i, data2_i, data3_i, dp_i)
begin
    case s_cnt is
         when "11" =>
              s_hex <= data3_i;</pre>
              dp_o \leftarrow dp_i(3);
              dig_o <= "0111";
         when "10" =>
              s_hex <= data2_i;</pre>
              dp_o \leftarrow dp_i(2);
              dig_o <= "1011";
         when "01" =>
              s_hex <= data1_i;</pre>
              dp_o \leftarrow dp_i(1);
              dig_o <= "1101";
         when others =>
              s_hex <= data0_i;</pre>
              dp_o \leftarrow dp_i(0);
              dig_o <= "1110";
```

```
end case;
end process p mux;
```

#### VHDL testbench file tb\_driver\_7seg\_4digits:

```
library ieee;
use ieee.std_logic_1164.all;
______
-- Entity declaration for testbench
-----
entity tb_driver_7seg_4digits is
   -- Entity of testbench is always empty
end entity tb_driver_7seg_4digits;
-- Architecture body for testbench
______
architecture testbench of tb_driver_7seg_4digits is
   -- Local constants
   constant c CLK 100MHZ PERIOD : time := 10 ns;
   --Local signals
   signal s_clk_100MHz : std_logic;
   signal s reset : std logic;
   -- 4-bit input values for individual digits
   signal s_data0 : std_logic_vector(4 - 1 downto 0);
   signal s_data1
                   : std_logic_vector(4 - 1 downto 0);
   signal s_data2
                   : std_logic_vector(4 - 1 downto 0);
                : std_logic_vector(4 - 1 downto 0);
   signal s_data3
   -- 4-bit input value for decimal points
   signal s dpi
                    : std logic vector(4 - 1 downto 0);
   -- Decimal point for specific digit
   signal s dpo
                    : std logic;
   -- Cathode values for individual segments
                   : std_logic_vector(7 - 1 downto 0);
   signal s_seg
   -- Common anode signals to individual displays
                    : std logic vector(4 - 1 downto 0);
   signal s dig
begin
   -- Connecting testbench signals with driver 7seg 4digits entity
   -- (Unit Under Test)
   uut_cnt : entity work.driver_7seg_4digits
      port map(
          clk
                  => s clk 100MHz,
          reset
                  => s_reset,
          data0 i => s data0,
          data1 i => s data1,
          data2 i => s data2,
          data3_i
                 => s_data3,
          dp_i
                  => s_dpi,
```

```
dp o
             => s dpo,
     seg o
            => s_seg,
     dig_O
            => s_dig
   );
           -----
-- Clock generation process
______
p_clk_gen : process
begin
  while now < 40 ms loop
     s clk 100MHz <= '0';
     wait for c_CLK_100MHZ_PERIOD / 2;
     s_clk_100MHz <= '1';
     wait for c_CLK_100MHZ_PERIOD / 2;
  end loop;
  wait;
end process p_clk_gen;
______
-- Reset generation process
______
p_reset_gen : process
begin
  s reset <= '0';
  wait for 12 ns;
   -- Reset activated
  s reset <= '1';
  wait for 88 ns;
  s_reset <= '0';
  wait;
end process p_reset_gen;
______
-- Data generation process
______
--- WRITE YOUR CODE HERE
p_stimulus : process
begin
   report "Stimulus process started" severity note;
  wait for 100 ns;
   s_data3 <= "0011"; -- 3
   s dpi
        <= "0111"; -- .
   s_data2 <= "0001"; -- 1
   s data1 <= "0100"; -- 4
   s data0 <= "0010"; -- 2
  wait for 1 ms;
   assert ((s_dig = "0111") and (s_seg = "0000110") and (s_dpo = '0'))
   report "Test failed for input: 3" severity error;
```

```
wait for 1 ms;


assert ((s_dig = "1011") and (s_seg = "1001111") and (s_dpo = '1'))
    report "Test failed for input: 1" severity error;
    wait for 1 ms;

assert ((s_dig = "1101") and (s_seg = "1001100") and (s_dpo = '1'))
    report "Test failed for input: 4" severity error;
    wait for 1 ms;

assert ((s_dig = "1110") and (s_seg = "0010010") and (s_dpo = '1'))
    report "Test failed for input: 2" severity error;
    wait for 1 ms;

report "Stimulus process finished" severity note;
    wait;
end process p_stimulus;
end architecture testbench;
```

#### Simulated time waveforms



#### VHDL code of the top layer architecture:

```
=> BTNC,
                reset
                data0 i(3) \Rightarrow SW(3),
                data0_i(2) \Rightarrow SW(2),
                data0_i(1) \Rightarrow SW(1),
                data0_i(0) \Rightarrow SW(0),
                data1_i(3) \Rightarrow SW(7),
                data1_i(2) \Rightarrow SW(6),
                data1_i(1) \Rightarrow SW(5),
                data1_i(0) \Rightarrow SW(4),
                data2_i(3) \Rightarrow SW(11),
                data2_i(2) \Rightarrow SW(10),
                data2_i(1) \Rightarrow SW(9),
                data2_i(0) \Rightarrow SW(8),
                data3_i(3) \Rightarrow SW(15),
                data3_i(2) \Rightarrow SW(14),
                data3_i(1) \Rightarrow SW(13),
                data3_i(0) \Rightarrow SW(12),
                             => "0111",
                dp_i
                dp_o
                             => DP,
                seg_o(6) \Rightarrow CA,
                seg_o(5) \Rightarrow CB,
                seg_o(4)
                             => CC,
                seg_o(3) \Rightarrow CD,
                seg_o(2) \Rightarrow CE,
                seg_o(1) \Rightarrow CF,
                seg_o(0) \Longrightarrow CG,
                dig_o(3) \Rightarrow AN(3),
                dig_o(2) \Rightarrow AN(2),
                dig_o(1) \Rightarrow AN(1),
                dig_o(0) \Rightarrow AN(0)
          );
     -- Disconnect the top four digits of the 7-segment display
     AN(7 downto 4) <= b"1111";
end architecture Behavioral;
```

### **Exercise 3: Eight-digit driver**

Sketch of the driver schematic:

