


☐ TaaviSalum / Digital-electronics-1







Exercise 2: 2-bit wide 4-to-1 multiplexer

VHDL architecture:


```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity mux_2bit_4to1 is
    port(
                : in std logic vector(2 - 1 downto 0);
        аi
                : in std_logic_vector(2 - 1 downto 0);
       bі
        сi
                : in std logic vector(2 - 1 downto 0);
                : in std_logic_vector(2 - 1 downto 0);
       dі
                : in std_logic_vector(2 - 1 downto 0);
        sel i
                : out std logic vector(2 - 1 downto 0)
        f o
    );
end mux_2bit_4to1;
```

VHDL testbench:

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity tb mux 2bit 4to1 is
    -- Entity of testbench is always empty
end tb_mux_2bit_4to1;
architecture Behavioral of tb mux 2bit 4to1 is
    -- Local signals
    signal s_a : std_logic_vector(2 - 1 downto 0);
    signal s_b : std_logic_vector(2 - 1 downto 0);
signal s_c : std_logic_vector(2 - 1 downto 0);
signal s_d : std_logic_vector(2 - 1 downto 0);
    signal s_sel : std_logic_vector(2 - 1 downto 0);
    signal s f : std logic vector(2 - 1 downto 0);
begin
    uut mux 2bit 4tol : entity work.mux 2bit 4to1
         port map(
             a_i => s_a,
             b i \Rightarrow s b
             c_i \Rightarrow s_c
             d_i => s_d,
             sel i => s sel,
             f o \Rightarrow s f
         );
    p stimulus : process
    begin
         report "Stimulus process started" severity note;
         s_d <= "11"; s_c <= "10"; s_b <= "01"; s_a <= "00";
         s sel <= "00"; wait for 100 ns;
         s sel <= "01"; wait for 100 ns;
         s sel <= "10"; wait for 100 ns;
```

```
s_sel <= "11"; wait for 100 ns;
end process p_stimulus;
end architecture Behavioral;</pre>
```


Simulator console output




Exercise 3: A Vivado tutorial

Quick tutorial for Vivado design flow: how to create new project, how to add source file, testbench file and XDC constraints file and how to run simulation


Step 1: Click "Create Project"




Step 2: Click "Next"




Step 3: Decide where do you want to save the project and click "Next"




Step 4: Make sure the project is a "RTL Project" and click "Next"




Step 5: To add source files click on one of the options but to make a new one click on "Create File"




Step 6: Make sure the file type is "VHDL" then name the source file and click "OK"




Step 7: Once all of the source files have been added click "Next"




Step 8: To add XDC constraint files click on of the options but to make a new one click on "Create File"




Step 9: Make sure the file type is "XDC" then name the XDC constraint file and click "OK"




Step 10: Once all of the XDC constraint files have been added click "Next"




Step 11: Find the FPGA you are using under "Parts" or "Boards"




Step 12: Once you have find it, select it and click "Next"




Step 13: Have a quick overview of the project and once everything is correct click "Finish"




Step 14: A window will pop-up and there you can add the testbench file and once everything is correct click "OK"




Step 15: Click "Yes"



Step 16: To run the simulation click "Run Simulation



Step 17: Click "Run Behavioral Simulation"



Step 18: Simulated time waveforms will appear on the right window (For current tutorial there is no simulated time waveform)

