🖧 **TaaviSalum** / **Digital-electronics-1**

<> Code   ⊙ Issues   ⊱ Pull requests   ⊙ Actions   ⊞ Projects   📖 Wiki   ⊘ Security

ℙ **main** ▾   **Digital-electronics-1** / **Labs** / **03-vivado** /   ···

▊ **TaaviSalum** Deleted some images   ···   5 minutes ago   ⟲ History

  ..

📁 Comparator   6 days ago

📁 Pictures   5 minutes ago

📁 mux_2bit_4to1   1 hour ago

📄 README.md   6 minutes ago

README.md   ✏️

Digital-electronics-1

Laboratory #3

Exercise 1: Preparation tasks

Connection of 16 slide switches and 16 LEDs on Nexys A7 board

Exercise 2: 2-bit wide 4-to-1 multiplexer

VHDL architecture:

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity mux_2bit_4to1 is
    port(
        a_i     : in  std_logic_vector(2 - 1 downto 0);
        b_i     : in  std_logic_vector(2 - 1 downto 0);
        c_i     : in  std_logic_vector(2 - 1 downto 0);
        d_i     : in  std_logic_vector(2 - 1 downto 0);
        sel_i   : in  std_logic_vector(2 - 1 downto 0);
        f_o     : out std_logic_vector(2 - 1 downto 0)
    );
end mux_2bit_4to1;
```

```vhdl
architecture Behavioral of mux_2bit_4to1 is
begin
    f_o <= a_i when (sel_i = "00") else
           b_i when (sel_i = "01") else
           c_i when (sel_i = "10") else
           d_i;

end architecture Behavioral;
```

VHDL testbench:

```vhdl
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity tb_mux_2bit_4to1 is
    -- Entity of testbench is always empty
end tb_mux_2bit_4to1;

architecture Behavioral of tb_mux_2bit_4to1 is

    -- Local signals
    signal s_a      : std_logic_vector(2 - 1 downto 0);
    signal s_b      : std_logic_vector(2 - 1 downto 0);
    signal s_c      : std_logic_vector(2 - 1 downto 0);
    signal s_d      : std_logic_vector(2 - 1 downto 0);
    signal s_sel    : std_logic_vector(2 - 1 downto 0);
    signal s_f      : std_logic_vector(2 - 1 downto 0);

begin

    uut_mux_2bit_4tol : entity work.mux_2bit_4to1
        port map(
            a_i   => s_a,
            b_i   => s_b,
            c_i   => s_c,
            d_i   => s_d,
            sel_i => s_sel,
            f_o   => s_f
        );

    p_stimulus : process
    begin

        report "Stimulus process started" severity note;

        s_d <= "11"; s_c <= "10"; s_b <= "01"; s_a <= "00";
        s_sel <= "00"; wait for 100 ns;
        s_sel <= "01"; wait for 100 ns;
        s_sel <= "10"; wait for 100 ns;
```

```
        s_sel <= "11"; wait for 100 ns;
    end process p_stimulus;

 end architecture Behavioral;
```

## Simulator console output

Exercise 3: A Vivado tutorial

Quick tutorial for Vivado design flow: how to create new project, how to add source file, testbench file and XDC constraints file and how to run simulation

Step 1: Click "Create Project"


Step 2: Click "Next"

## Step 3: Decide where do you want to save the project and click "Next"

Step 4: Make sure the project is a "RTL Project" and click "Next"

Step 5: To add source files click on one of the options but to make a new one click on "Create File"

## Step 6: Make sure the file type is "VHDL" then name the source file and click "OK"

## Step 7: Once all of the source files have been added click "Next"

Step 8: To add XDC constraint files click on of the options but to make a new one click on "Create File"

## Step 9: Make sure the file type is "XDC" then name the XDC constraint file and click "OK"

Step 10: Once all of the XDC constraint files have been added click "Next"

## Step 11: Find the FPGA you are using under "Parts" or "Boards"

## Step 12: Once you have find it, select it and click "Next"

Step 13: Have a quick overview of the project and once everything is correct click "Finish"


Step 14: A window will pop-up and there you can add the testbench file and once everything is correct click "OK"

Step 15: Click "Yes"

Step 16: To run the simulation click "Run Simulation

Step 17: Click "Run Behavioral Simulation"

Step 18: Simulated time waveforms will appear on the right window *(For current tutorial there is no simulated time waveform)*