1.

(a) 
$$64k = 2^{16}$$

number of bits for block = 2 bits = 4 position. number of bits for index = size of cache (block form) = 8 bits. number of bits for tag = 6 bits.

- (b) 16 bits.
- (c)  $2^{10}/4 = 2^8 = 256$  blocks.
- (d)  $T_{access} = 100(h_1) + (1 h_1)(1200) \le 120 \rightarrow 1080 \le 1100h_1 \rightarrow 1 \ge h_1 \ge 0.981818$

## 2. size of the cache is 16 blocks.

requested address	block-number	tag	hit 1	hit 2	hit 3
0	0	0	X	✓	✓
21	5	1	X	✓	✓
23	7	1	✓	✓	✓
35	3	2	X	$\checkmark$	$\checkmark$
76	1	4	X	✓	<b>✓</b>
1	1	0	✓	✓	✓
66	2	4	✓	✓	$\checkmark$
80	0	5	X	✓	✓
54	6	3	X	✓	✓
36	4	2	✓	✓	✓
24	8	1	✓	✓	<b>√</b>
23	7	1	✓	✓	✓
75	11	4	✓	✓	✓

In the second and the third round all of the addresses are hitted because all of the requested addresses are less than 256.

Miss ratio = 
$$6/42 = 1/7$$