

Overview of HDLs

- Hardware description languages (HDLs)
 - Are computer-based hardware description languages
 - Allow modeling and simulating the functional behavior and timing of digital hardware
 - Synthesis tools take an HDL description and generate a technology-specific netlist
- Two main HDLs used by industry
 - Verilog HDL (C-based, industry-driven) (60% of US companies use it)
 - VHSIC HDL or VHDL (Ada-based, defense/industry/university-driven).



- :


Synthesis of HDLs


- Takes a description of what a circuit DOES
- · Creates the hardware to DO it
- HDLs may LOOK like software, but they're not!
 - NOT a program
 - Doesn't "run" on anything
 - Though we do simulate them on computers
 - Don't confuse them!
- Also use HDLs to test the hardware you create
 - This is more like software



Describing Hardware!

- All hardware created during synthesis
 - Even if a is true, still computing d&e
- Learn to understand how descriptions translated to hardware







Why Use an HDL?

- More and more transistors can fit on a chip
 - Allows larger designs!
 - Work at transistor/gate level for large designs: hard
 - Many designs need to go to production quickly
- · Abstract large hardware designs!
 - Describe what you need the hardware to do
 - Tools then design the hardware for you



5

Why Use an HDL?

- Simplified & faster design process
- Explore larger solution space
 - Smaller, faster, lower power
 - Throughput vs. latency
 - Examine more design tradeoffs
- Lessen the time spent debugging the design
 - Design errors still possible, but in fewer places
 - Generally easier to find and fix
- Can reuse design to target different technologies
 - Don't manually change all transistors for rule change



6

Other Important HDL Features

- Are highly portable (text)
- Are self-documenting (when commented well)
- Describe multiple levels of abstraction
- Represent parallelism
- Provides many descriptive styles
 - Structural
 - Register Transfer Level (RTL)
 - Behavioral
- Serve as input for synthesis tools





7


Verilog


- In this class, we will use the Verilog HDL
 - Used in academia and industry
- VHDL is another common HDL
 - Also used by both academia and industry
- · Many principles we will discuss apply to any HDL
- Once you can "think hardware", you should be able to use any HDL fairly quickly











keywords underlined

Verilog Module

Declaring A Module

- Can't use keywords as module/port/signal names
 - Choose a descriptive module name
- Indicate the ports (connectivity)
- Declare the signals connected to the ports
 - Choose descriptive signal names
- · Declare any internal signals
- Write the internals of the module (functionality)



13

Module Styles

- Modules can be specified different ways
 - Structural connect primitives and modules
 - RTL use continuous assignments
 - Behavioral use initial and always blocks
- A single module can use more than one method!
- · What are the differences?



15

Declaring Ports

- A signal is attached to every port
- Declare type of port
 - input
 - output
 - inout (bidirectional)
- Scalar (single bit) don't specify a size
 - input cin;
- Vector (multiple bits) specify size using range
 - Range is MSB to LSB (left to right)
 - Don't have to include zero if you don't want to... (D[2:1])
 - output [7:0] OUT;
 - input [1:0] IN;





1/1


Structural


- · A schematic in text form
- Build up a circuit from gates/flip-flops
 - Gates are primitives (part of the language)
 - Flip-flops themselves described behaviorally
- · Structural design
 - Create module interface
 - Instantiate the gates in the circuit
 - Declare the internal wires needed to connect gates
 - Put the names of the wires in the correct port locations of the gates
 - For primitives, outputs always come first












Description Styles (cont.)

- **Dataflow (RTL)**: Specify output signals in terms of input signals
- Example:

assign out = (sel & a) | (~sel & b);





Description Styles (cont.)

- **Behavioral**: Algorithmically specify the behavior of the design
- Example:

```
if (select == 0) begin
out = b;
end
else if (select == 1) begin
out = a;
b 

Black BOX
2x1 MUX
end
```



Structural Basics: Primitives

- Build design up from the gate/flip-flop/latch level
 - Flip-flops actually constructed using Behavioral
- Verilog provides a set of gate primitives
 - and, nand, or, nor, xor, xnor, not, buf, bufif1, etc.
 - Combinational building blocks for structural design
 - Known "behavior"
 - Cannot access "inside" description
- · Can also model at the transistor level
 - Most people don't, we won't



23

Primitives


- No declarations can only be instantiated
- Output port appears before input ports
- Optionally specify: instance name and/or delay (discuss delay later)



Verilog Primitives

- 26 pre-defined primitives
- Output is the first port

n-input	n-output 3-states
and	buf
nand	not
or	bufif0
nor	bufif1
xor	notif0
xnor	notif1



Syntax For Structural Verilog


- First declare the interface to the module
 - Module keyword, module name
 - Port names/types/sizes
- Next, declare any internal wires using "wire"
 - wire [3:0] partialsum;
- Then *instantiate* the primitives/submodules
 - Indicate which signal is on which port



26

Verilog - Module

- A module is the building block in Verilog.
- It is declared by the keyword *module* and is always terminated by the keyword *endmodule*.
- Each statement is terminated with a semicolon, but there is no semi-colon after endmodule.




Verilog – Module (2)


HDL Example


```
module smpl_circuit(A,B,C,x,y);
input A,B,C;
output x,y;
wire e;
and g1(e,A,B);
not g2(y,C);
or g3(x,e,y);
endmodule
```



Again: Structural Example module majority (major, V1, V2, V3); output major; input V1, V2, V3; wire N1, N2, N3; and A0 (N1, V1, V2), A1 (N2, V2, V3), A2 (N3, V3, V1); or Or0 (major, N1, N2, N3); endmodule Majority







Datatypes

- Two categories
 - Nets
 - "Registers"
- · Only dealing with nets in structural Verilog
- "Register" datatype doesn't actually imply an actual register...
 - Will discuss this when we discuss Behavioral Verilog



33

Net Types

- Wire: most common, establishes connections
 - Default value for all signals
- Tri: indicates will be output of a tri-state
 - Basically same as "wire"
- supply0, supply1: ground & power connections
 - Can imply this by saying "0" or "1" instead
 - xor xorgate(out, a, 1'b1);
- wand, wor, triand, trior, tri0, tri1, trireg
 - Perform some signal resolution or logical operation
 - Not used in this course



34

Structural Verilog: Connections

- "Positional" or "Implicit" port connections
 - Used for primitives (first port is output, others inputs)
 - Can be okay in some situations
 - · Designs with very few ports
 - Interchangeable input ports (and/or/xor gate inputs)
 - Gets confusing for large #s of ports
- Can specify the connecting ports by name
 - Helps avoid "misconnections"
 - Don't have to remember port order
 - Can be easier to read
 - .<port name>(<signal name>)



35

Connections Examples

- Variables defined in upper level module
 - wire [3:2] X; wire W_n; wire [3:0] word;
- By position
 - module dec_2_4_en (A, E_n, D);
 - dec_2_4_en DX (X[3:2], W_n, word);
- By name
 - module dec_2_4_en (A, E_n, D);
 - dec_2_4_en DX (.E_n(W_n), .A(X[3:2]), .D(word));
- In both cases,
 - $A = X[3:2], E_n = W_n, D = word$



Empty Port Connections

- Example: module dec_2_4_en(A, E_n, D);
 - dec_2_4_en DX (X[3:2], , word); // E_n is high impedence (z)
 - dec_2_4_en DX (X[3:2], W_n ,); // Outputs D[3:0] unused.
- General rules
 - Empty input ports => high impedance state (z)
 - Empty output ports => output not used
- Specify all input ports anyway!
 - Usually don't want z as input
 - Clearer to understand & find problems
- Helps if no connection to name port, but leave empty:
 - dec_2_4_en DX(.A(X[3:2]), .E_n(W_n), .D());

