
# P-CHANNEL ENHANCEMENT MODE VERTICAL DMOS FET

**ZVP4105A** 

#### ISSUE 2 - MARCH 94

#### **FEATURES**

- \* 50 Volt V<sub>DS</sub>
- \*  $R_{DS(on)} = 10\Omega$
- \* Low threshold



### ABSOLUTE MAXIMUM RATINGS.

PARAMETER	SYMBOL	VALUE	UNIT
Drain-Source Voltage	V <sub>DS</sub>	-50	V
Continuous Drain Current at T <sub>amb</sub> =25°C	I <sub>D</sub>	-175	mA
Pulsed Drain Current	I <sub>DM</sub>	-520	mA
Gate Source Voltage	$V_{GS}$	± 20	V
Power Dissipation at T <sub>amb</sub> =25°C	P <sub>tot</sub>	625	mW
Operating and Storage Temperature Range	T <sub>j</sub> :T <sub>stg</sub>	-55 to +150	°C

## ELECTRICAL CHARACTERISTICS (at T<sub>amb</sub> = 25°C unless otherwise stated).

PARAMETER	SYMBOL	MIN.	MAX.	UNIT	CONDITIONS.	
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	-50		V	I <sub>D</sub> =-0.25mA, V <sub>GS</sub> =0V	
Gate-Source Threshold Voltage	$V_{GS(th)}$	-0.8	-2.0	V	ID=-1mA, V <sub>DS</sub> = V <sub>GS</sub>	
Gate-Body Leakage	I <sub>GSS</sub>		10	nA	V <sub>GS</sub> =± 20V, V <sub>DS</sub> =0V	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>		-15 -60 -100	μΑ μΑ nΑ	$\begin{array}{l} V_{DS}\!\!=\!\!-50V, \ V_{GS}\!\!=\!\!0V \\ V_{DS}\!\!=\!\!-50V, \ V_{GS}\!\!=\!\!0V, \ T\!\!=\!\!125^{\circ}C(2) \\ V_{DS}\!\!=\!\!-25V, \ V_{GS}\!\!=\!\!0V \end{array}$	
Static Drain-Source On-State Resistance (1)	R <sub>DS(on)</sub>		10	Ω	V <sub>GS</sub> =-5V,I <sub>D</sub> =-100mA	
Forward Transconductance (1)(2)	g <sub>fs</sub>	50		mS	V <sub>DS</sub> =-25V,I <sub>D</sub> =-100mA	
Input Capacitance (2)(4)	C <sub>iss</sub>		40	pF	V <sub>DS</sub> =-25V, V <sub>GS</sub> =0V, f=1MHz	
Common Source Output Capacitance (2)(4)	C <sub>oss</sub>		15	pF		
Reverse Transfer Capacitance (2)(4)	C <sub>rss</sub>		6	pF		
Turn-On Delay Time (2)(3)(4)	t <sub>d(on)</sub>		10	ns	V <sub>DD</sub> ≈-30V, I <sub>D</sub> =-270mA	
Rise Time (2)(3)(4)	t <sub>r</sub>		10	ns		
Turn-Off Delay Time (2)(3)(4)	t <sub>d(off)</sub>		18	ns		
Fall Time (2)(3)(4)	t <sub>f</sub>		25	ns		

<sup>(1)</sup> Measured under pulsed conditions. Width=300 $\mu$ s. Duty cycle  $\leq$ 2%

<sup>(2)</sup> Sample test.

<sup>(3)</sup> Switching times measured with  $50\Omega$  source impedance and <5ns rise time on a pulse generator