

# ELEX 7660: Digital System Design

Lab 1

Student Name: Taewoo Kim Student Number: A01284763 Set: T

## **Table of Contents**

1	Screenshot of Waveforms	. 3
	Source code of the module	
3	RTL Netlist	. 5
ľa	ole of Figures	
Figu	re 1 – Waveform of bcitid module	. 3
Figu	re 2 - Waveform of decode2 module	. 3
Figu	re 3 – Waveform of decode7 module	. 4
Figu	re 4 – Source code of the decode2 module	. 4
Figu	re 5 - Source code of the decode7 module	. 5
Figu	re 6 - Source code of the bcitid module	. 5
Figu	re 7 – Final RTI Netlist	. 5

### 1 Screenshot of Waveforms



Figure 1 – Waveform of bcitid module




Figure 2 - Waveform of decode2 module



Figure 3 – Waveform of decode7 module

### 2 Source code of the module

```
module decode2 (input logic [1:0] digit, output logic [3:0] ct);
 1
 2
             always_comb begin
     4
                case(digit)
     5
                   2'b0\bar{0} : ct = 4'b1110;
                   2'b01 : ct = 4'b1101;
 6
 7
                   2'b10 : ct = 4'b1011;
                   2'b11 : ct = 4'b0111;
 8
 9
                endcase
10
             end
11
12
      endmodule
13
```

Figure 4 – Source code of the decode2 module

```
123456789
      module decode7 (input logic [3:0] num, output logic [7:0] leds);
             always_comb begin
    case(num)
    leds = 8'h3F;
                     h00 :
                                                    display 0
                            leds = 8'h06;
                                                    display
                     h01 :
                            leds = 8'h5B;
                                                    display
                   4 h02
                    'h03
                            leds = 8'h4F;
                                                  / display 3
                            leds = 8'h66;
                     'h04
                                                  / display 4
LO
                            leds = 8'h6D:
                                                   display 5
                    'h05
                            leds = 8'h7D:
11
                   4'h06
                                                    display 6
L2
                   4 h07
                            leds = 8'h07;
                                                    display 7
L3
                   4'h08
                            leds = 8'h7F;
                                                    display 8
L4
                            leds = 8'h67;
                                                    display 9
                     'h09
L5
                            leds = 8'h77;
                   4
                     'h0A
                                                    display A
L6
                            leds = 8'h7c;
                                                    display b
                   4
                     'h0B :
                            leds = 8'h39;
L7
                     h0c
                                                    display C
                         :
L8
                           leds = 8'h5E;
                     h0p :
                                                    display d
                           leds = 8'h79;
L9
                                                    display E
                     h0E :
20
                   4'h0F : leds = 8'h71;
                                                    display F
21
                endcase
22
             end
23
      endmodule
24
```

Figure 5 - Source code of the decode7 module

```
module bcitid (input logic [1:0] digit, output logic [3:0] idnum);
 1
  2
3
                 always_comb begin
        case (digit)
2'b11: idnum = 4'h4; // Leftmost digit
2'b10: idnum = 4'h7; // Third digit
2'b01: idnum = 4'h6; // Second digit
2'b00: idnum = 4'h3; // Rightmost digit
  4
        5
6
7
  8
  9
                      endcase
10
                 end
11
           endmodule
12
```

Figure 6 - Source code of the bcitid module

#### 3 RTL Netlist




Figure 7 – Final RTL Netlist