
Spring 2024: Digital System Design

Lab 8. Implementation of UART controller


UART vs. USART

- UART does not require clock signal. However, it transfers extra bits (start bits and stop bits) during data communication.
- USART does not transfer extra bits. However, it requires clock signal.



In this lab, we use an asynchronous transfer method (UART).

Overview of UART and RS-232




UART Operation

Start	d 0	d1	d2	d3	d4	d5	d6	d7	Stop Start

- Signal is logic '1' when the system is idle.
- The data is transmitted serially LSB first at a given bit rate (BAUD rate).
- We can use an ASCII code to represent numbers or characters.

BAUD rate

- Number of bits per second



- In this figure, 1-bit data is transmitted during 7 clock cycles.
- e.g.) 1 clock period is 10us, BAUD rate is 14286bps.
- Frequently used baud rate: 9600, 19200, 115200 ...
- 1. Design an UART transmitter using RTL Verilog
- 8-data bits
- 1-stop bit
- No parity
- Baud rate: 19200
- 2. Implement your UART_tx controller on FPGA
- 3. Take input from the up-down switches and send the data when you push the push button.
- 4. Transmit the data to Terminal on your x86 from FPGA via serial cable.
- 5. Specific character should be printed out on Terminal.
- 6. You have to show your state diagram, microarchitecture, and testbench.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	ω	2	_	0	10진수
0×1F	0×1E	0×1D	0×10	0×1B	0×1A	0×19	0×18	0×17	0×16	0×15	0×14	0×13	0×12	0×11	0×10	0×0F	0×0E	0×0D	0×0C	0×0B	0×0A	0×09	80×0	0×07	0×06	0×05	0×04	0×03	0×02	0×01	0×00	<mark>10진수</mark> 16진수
00011111	00011110	10111000	00011100	00011011	00011010	00011001	00011000	00010111	00010110	00010101	00010100	00010011	00010010	00010001	00010000	00001111	00001110	00001101	00001100	00001011	00001010	00001001	00001000	00000111	000000110	00000101	00000100	00000011	01 0 0 0 0 0 0 0	00000001	00000000	2진수
S	RS	GS	FS	ESC	SUB	ΕM	CAN	ЕТВ	MAS	NAK	SC4	803	SC2	DC1	DLE	8	SO	CR	뒤	S	다	НТ	BS	BEL	ACK	ENQ	EOT	ETX	XTX	SOH	NULL	ASCII
95	94	93	92	91	90	89	88	87	88	8	84	83	82	81	80	79	78	77	76	75	74	73	72	71	70	89	83	67	66	8	64	10진수
0×5F	0×5H	0×5D	0×50	0×58	0×5A	0×59	0×58	0×57	0×56	0×55	0×54	0×53	0×52	0×51	0×50	0×4F	0×4E	0×4D	0×40	0×4B	0×4A	0×49	0×48	0×47	0×45	0×45	0×44	0×43	0×42	0×41	0×40	ASCII 10 <mark>진수</mark> 16진수
01011111	01011110	01011101	01011100	01011011	01011010	01011001	01011000	01010111	01010110	01010101	01010100	01010011	01010010	01010001	01010000	01001111	01001110	01001101	01001100	01001011	01001010	01001001	01001000	01000111	010000110	01000101	01000100	010000011	010000010	01000001	010000000	2진수
	^]	#	[Z	Υ	×	W	٧	U	Т	S	В	Q	Ρ	0	N	M	L	K	J	ı	Н	G	F	Е	D	С	8	А	@	ASCII
83	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	8	34	83	32	10진수
0×3F	0×38	0×3D	0×30	0×3B	0×3A	0×39	0×38	0×37	0×36	0×35	0×34	0×33	0×32	0×31	0×30	0×2F	0×2E	0×2D	0×20	0×2B	0×2A	0×29	0×28	0×27	0×26	0×25	0×24	0×23	0×22	0×21	0×20	<mark>10진수</mark> 16진수
001 1111	00111110	00111101	00111100	00111011	00111010	00111001	00111000	00110111	00110110	00110101	00110100	00110011	00110010	00110001	00110000	00101111	00101110	00101101	00101100	00101011	00101010	00101001	00101000	00100111	00100110	00100101	00100100	00100011	0100010	00100001	00100000	2진수
>	~	=	^	;		9	8	7	6	5	4	з	2	1	0	/		ı		+	*)	(Qα	%	\$	*	:		SP	ASCII
127	126	125	124	123	122	121	120	119	118	117	116	115	114	113	112	111	110	109	108	107	106	105	104	103	102	101	100	99	88	97	96	ASCII <mark>10진수</mark> 16진수
0×7F	0×∃	0×7D	07.X0	0×7B	0×7A	0×79	0×78	0×77	0×76	0×75	0×74	0×73	0×72	0×71	0×70	0×6F	33×0	0×6D	0×80	0×6B	0×6A	0×69	89×0	0×67	0×66	0×65	0×64	0×63	0×62	0×61	0×60	16진수
01111111	01111110	10111110	011111100	01111011	01111010	011111001	011111000	01110111	01110110	01110101	01110100	01110011	01110010	01110001	01110000	01101111	01101110	01101101	01101100	01101011	01101010	01101001	01101000	01100111	01100110	01100101	01100100	01100011	01100010	01100001	01100000	2진수
DEL	ł	~	_	~	2	У	×	*	<	_	-+	o	~	Ф	D	0	⊐	3	_	~	<u>,</u>		ᠴ	9	→	ю	а	o	0	ည	-	ASCII

1. CAL-200 (Max 10)

SW00	PIN_132
SW01	PIN_131
SW02	PIN_130
SW03	PIN_127
SW04	PIN_120
SW05	PIN_119
SW06	PIN_118
SW07	PIN_114
SW08	PIN_113
SW09	PIN_111
SW10	PIN_110
SW11	PIN_106
SW12	PIN_105
SW13	PIN_102
SW14	PIN_101
SW15	PIN_100

CAL-200 Slide Switch Pin Mapping

BTN3	PIN_134
BTN2	PIN_135
BTN1	PIN_140
BTN0	PIN_141
BTN_Reset	PIN_54

CAL-200 Button Pin Mapping

UART0_Rx	PIN_47
UART0_Tx	PIN_50
UART1_Rx	PIN_52
UART1_Tx	PIN_55

CAL-200 UART Pin Mapping

2. SPL-LAB100 (Cyclone III)

Signal Name	FPGA PIN	Description	I/O Standard
SW[15]	PIN_21	Slide Switch[15]	3.3V
SW[14]	PIN_37	Slide Switch[14]	3.3V
SW[13]	PIN_39	Slide Switch[13]	3.3V
SW[12]	PIN_43	Slide Switch[12]	3.3V
SW[11]	PIN_45	Slide Switch[11]	3.3V
SW[10]	PIN_50	Slide Switch[10]	3.3V
SW[9]	PIN_52	Slide Switch[9]	3.3V
SW[8]	PIN_56	Slide Switch[8]	3.3V
SW[7]	PIN_84	Slide Switch[7]	3.3V
SW[6]	PIN_88	Slide Switch[6]	3.3V
SW[5]	PIN_94	Slide Switch[5]	3.3V
SW[4]	PIN_98	Slide Switch[4]	3.3V
SW[3]	PIN_100	Slide Switch[3]	3.3V
SW[2]	PIN_106	Slide Switch[2]	3.3V
SW[1]	PIN_109	Slide Switch[1]	3.3V
SW[0]	PIN_111	Slide Switch[0]	3.3V

Pin Assignments for Slide Switches

Signal Name	FPGA PIN	Description	I/O Standard
BTN[3]	PIN_112	Push-Button[3]	3.3V
BTN[2]	PIN_113	Push-Button[2]	3.3V
BTN[1]	PIN_114	Push-Button[1]	3.3V
BTN[0]	PIN_117	Push-Button[0]	3.3V

Pin Assignments for Push-buttons

Signal Name	FPGA PIN	Description	I/O Standard
tx0	PIN_5	UART Transmitter 0	3.3V
tx1	PIN_6	UART Transmitter 1	3.3V
rx0	PIN_4	UART Receiver 0	3.3V
rx1	PIN_9	UART Receiver 1	3.3V

RS-232 Pin Assignments