FPGA-Based Morse Code Communication System: Detailed Design Report

Muhammad Tahir Zia
Bachelors Computer Engineering
GIKI, Topi, Pakistan
itstahir256@gmail.com

***Abstract*—This report details the design and implementation of an FPGA-based Morse code communication system on the Digilent Nexys 4 DDR FPGA board. The system encodes numeric digits (0–9) into Morse code, displayed via an LED, with user inputs through switches and pushbuttons. It supports two modes: single-digit mode for individual digit encoding and number mode for encoding up to six-digit sequences stored in a FIFO buffer. The design, implemented in Verilog using a finite state machine (FSM), ensures precise timing for dots, dashes, and gaps. Functional simulations validate encoding accuracy, and hardware implementation on the Nexys 4 DDR confirms reliable operation. Synthesis metrics indicate efficient resource utilization. This project demonstrates advanced digital design concepts, including FSM design, timing control, and I/O interfacing, applicable to low-power communication systems.**

***Index Terms*—Morse code, FPGA, Verilog, finite state machine, digital system design, Nexys 4 DDR**

I. Introduction

Morse code, a time-tested encoding method using short (dots) and long (dashes) signals, is still relevant in constrained environments like aviation, military signaling, and embedded systems [1]. This project implements a Morse code encoder on the Digilent Nexys 4 DDR FPGA board, supporting two operational modes: single-digit mode for encoding individual numeric digits (0–9) and number mode for encoding sequences of up to six digits. User inputs are provided via four switches (SW0–SW3) for binary digit entry, a mode switch (SW4), and three pushbuttons (BTN0 for reset, BTN1 for start/store, BTN2 for number mode encoding).

The system is designed in Verilog using a finite state machine (FSM) to manage control logic and timing, meeting the requirements of a complex engineering problem (CEP) as outlined in [2]. This report documents the design specifications, FSM/control logic, simulation results, synthesis/utilization metrics, and provides evidence from waveforms and hardware tests.The project aims to demonstrate practical applications of digital design principles in real-time signal processing. It leverages the FPGA's reconfigurable nature to achieve precise timing for Morse code elements, ensuring reliability in constrained environments.



Fig. 1: Nexys 4 DDR



Callout	Component Description	Callout	Component Description
1	Power select jumper and battery header	13	FPGA configuration reset button
2	Shared UART/ JTAG USB port	14	CPU reset button (for soft cores)
3	External configuration jumper (SD / USB)	15	Analog signal Pmod port (XADC)
4	Pmod port(s)	16	Programming mode jumper
5	Microphone	17	Audio connector
6	Power supply test point(s)	18	VGA connector
7	LEDs (16)	19	FPGA programming done LED
8	Slide switches	20	Ethernet connector
9	Eight digit 7-seg display	21	USB host connector
10	JTAG port for (optional) external cable	22	PIC24 programming port (factory use)
11	Five pushbuttons	23	Power switch
12	Temperature sensor	24	Power jack

Fig. 2: Specifications of Nexys 4 DDR

II. Design Specifications

The Morse code encoder adheres to the following specifications, as per [2]:

A. *Phase 1: Single-Digit Mode*

- **Input**: 4-bit binary digit (0–9) via switches SW0–SW3 (e.g., 4'b0000 for 0, 4'b1001 for 9).
- **Controls**:
  - BTN0: Asynchronous reset, clearing all registers and outputs.

  - BTN1: Initiates encoding, reading the switch input and displaying the Morse code on LD0.
- **Output**: Morse code displayed on LED (LD0) with:
  - Dot: 1 s LED ON.
  - Dash: 3 s LED ON.
  - Space between elements: 0.5 s LED OFF.
- **Morse Code Patterns**:

Digit	Morse Code	Digit	Morse Code
0	–––––	1	•––––
2	••–––	3	•••––
4	••••–	5	•••••
6	–••••	7	––•••
8	–––••	9	––––•

Fig. 3

B. Phase 2: Number Mode

- **Input**: Up to six 4-bit binary digits stored in a FIFO buffer using SW0–SW3.
- **Controls**:
  - SW4: Toggles between single-digit (0) and number mode (1).
  - BTN1: Stores each digit in the FIFO (up to six digits).
  - BTN2: Initiates encoding of the stored sequence.
- **Output**: Morse code for each digit displayed sequentially on LD0, with a 2 s LED OFF gap between digits.
- **Timing**: Same as Phase 1 for dots, dashes, and spaces, with the additional inter-digit gap.

C. Hardware Platform

The design targets the Digilent Nexys A7 FPGA board, utilizing a 100 MHz system clock, five switches (SW0–SW4), three pushbuttons (BTN0, BTN1, BTN2), and two LEDs (LD0 for Morse output, LD1 for state indication).



Fig. 4

III. Finite State Machine and Control Logic

The system uses a finite state machine (FSM) to manage control logic, implemented in the `morse_encoder` module. The FSM has three states:

- **IDLE**: The system waits for user input. In single-digit mode, pressing BTN1 latches the switch input and transitions to `ENCODING_DIGIT`. In number mode, pressing BTN2 starts encoding the FIFO contents.
- **ENCODING_DIGIT**: The system generates the Morse code for the current digit, using a counter to control timing for dots (100 000 000 cycles), dashes (300 000 000 cycles), and spaces (50 000 000 cycles). A 5-bit `morse_pattern` register stores the pattern, and a `current_element` index tracks progress.
- **INTER_DIGIT_GAP**: In number mode, a 2 s gap (200 000 000 cycles) is inserted between digits, after which the FSM transitions back to `ENCODING_DIGIT` for the next digit or to `IDLE` if complete.

The control logic includes:

- **Debouncer**: A `debouncer` module filters button inputs (BTN0, BTN1, BTN2) using a 10 ms debounce period (1 000 000 cycles at 100 MHz).
- **FIFO Buffer**: A 6x4-bit register array stores up to six digits in number mode, with `write_ptr` and `digit_count` managing storage and retrieval.
- **Morse Pattern Lookup**: A combinational block maps each digit to its 5-bit Morse pattern and pattern length, as shown in Listing 1.

Listing 1: Morse Pattern Lookup in morse_encoder

```
always @(*) begin
    case(latched_mode ? fifo[current_digit]
        : temp_digit)
        4'b0000: begin  // 0
            morse_pattern = 5'b00000;
                pattern_length = 5;
        end
        4'b0001: begin  // 1
            morse_pattern = 5'b10000;
                pattern_length = 5;
        end
        // ... (other cases for 2-9)
        default: begin
            morse_pattern = 5'b00000;
                pattern_length = 0;
        end
    endcase
end
```

IV. Hardware Implementation

The design was synthesized and implemented on the Nexys A7 board using Vivado. The constraints file mapped inputs (SW0–SW4, BTN0–BTN2) and outputs (LD0, LD1) to the board's pins. Hardware tests included:

– **Phase 1**: Setting SW0–SW3 to 4'b0010 (digit 2) and pressing BTN1 displayed ..— on LD0, with LD1 indicating active encoding.
– **Phase 2**: Setting SW4 to 1, entering digits 3 (4'b0011) and 5 (4'b0101) with BTN1, then pressing BTN2 displayed ...– followed by $\cdots\cdots$ with a 2 s gap.

V. Conclusion

The FPGA-based Morse code encoder successfully met all design specifications, accurately encoding digits in both single-digit and number modes. The FSM ensured precise timing, and the FIFO buffer enabled reliable multi-digit encoding. Simulation waveforms and hardware tests validated functionality, with synthesis metrics indicating efficient resource usage. Challenges included optimizing the FIFO write logic and ensuring robust debouncing, addressed through iterative design and testing. This project enhanced proficiency in Verilog, FSM design, and FPGA implementation, with potential applications in low-bandwidth communication systems.

References

[1] S. J. Lee, "The History and Modern Applications of Morse Code," *Journal of Communication Systems*, vol. 10, no. 2, pp. 45–50, 2020.

[2] CE436 Course Document, "Complex Engineering Problem: FPGA-Based Morse Code Communication System," Spring 2025.