

Memory


memory unit: collection of registers + associated circuits

binary cell: storage

word: group of bits (16 bit)
• 1 Byte (8 bit)

MAR: memory address register

MBR: memory buffer register



read \rightarrow (16 addrs in mem) \leftarrow mar \rightarrow mbr \rightarrow user


write \rightarrow mbr \rightarrow (mem addrs free) \leftarrow mar

mbr \rightarrow read as or write as output input stay

mar \rightarrow access of memory address.

$$1024 \times 16$$

• no of words \times bits



• K number address lines = 2^K words.

e.g.

$$1024 \times 8$$

$$\Rightarrow 2^{10} \times 8$$

$K=10$ = address register contains
10 F.F.

bits = 8 = buffer register contains
8 F.F.

$$\begin{aligned} K &= 2^{10} = 1024 \\ M &= 2^{20} = 1,048,576 \\ G &= 2^{30} = 1,073,741,824 \end{aligned}$$

Base 10

$$10^3 = 1000$$

$$10^6 = 1,000,000$$

$$10^9 = 1,000,000,000$$

Formulas

$$\text{capacity} = \text{no of words} \times \text{bit/word}$$

$$\text{no of words} = 2^k \text{ (address line = k)}$$

e.g. $2^{16} \times 16 \text{ mem}$

$$\text{capacity} = 1048576 \text{ bits}$$

$$= 1048576 / 8 \text{ bytes}$$

$$= 131072 \text{ bytes}$$

$$= 131072 / 1024 \text{ KB}$$

$$= 128 \text{ KB}$$

e.g. how many address lines for 64 MB Ram 32 bit

$$\therefore \text{no of words} = \frac{64 \text{ MB}}{32}$$

$$= 16777216 \text{ bits}$$

$$= 2^{24} \text{ bits}$$

$$\therefore \text{address lines} = 24$$

$$\text{Cap} = 64 \text{ MB}$$


$$\text{bits} = 32 \text{ bit/word}$$

$$64 \text{ MB} \Rightarrow 64 \times 1024 \times 1024 \times 8$$

$$\Rightarrow 16777216 \text{ bits}$$

[∵ use log to calculate]

Binary Cell :



Logic construction w/ Decoder & OR gates (4X3 RAM)

- address line = dec. inputs
- dec outputs = 2^n inputs
= no of words
- binary cells = bits/word
for each word
- binary cells will be connected
to Data inputs.
- Data inputs = bits/word
lines