- CPU request the following Block addresses (x+15), (x+25) and (x+12).
- There are 16 one-word blocks in cache. Design and Show the memory mapping for the following cache configurations.
  - Direct mapped.
  - II. 4-way ,8-way and 16- way set associative mapped. (use LRU replacement policy) \* Where X= last two digits of your ID.
- For the following configuration Determine the number of bits required for physical address, tag, index and block offset.
- i) Consider 32 words cache and 512 words main memory. Block size 4 words. Determine the number of memory blocks and cache lines.
- ii) Consider 16 words cache and 64 words main memory. Block size 4 words.
- iii) Consider 16 words cache and 128 words main memory. Block size 4 words.
- iv) Consider 32 words cache and 1024 words main memory. Block size 4 words.
- v) Consider 8 words cache and 32words main memory. Block size 2 words
- Also draw the required block for direct mapping cache.



Ansi No-01

X = 03

Requested block addresses are 18, 28, 15

Orliven cache block = 16

(1°) Direct Mapping

Associative	Hil/Miss	0	1	2	3	4	5	6	7	B	9	10	30	12	13
18	Miss		-	HEN[1	1								* * * * * * * * * * * * * * * * * * *		
18	>			To grade	1	1	2	111	j.15		30 7		100	19HC	থ্ৰী
28	Miss								- 1 - 1	And the second s		ſ			
	Miss												1 1		
15		1			•		SIV.		† x						1/

18 mod 16 2 no block


18 mod 16 283


28 mod 16 3 12 no block


28 mod 16 3 12 no block

15 mod 16 15 no block

15 mod 16 15 no block







Fore 18:

18 mod 2 50 No Block

Fon 28:


28 mad 2 > 0 No block

For 15:

15 mod 2 3 1 No block

Black of set = No of both carly block

No of way



As this is fully associative set mapping, so here we can storce value it any security in any free spaced been block in any security.

## Ars: No-02

Main Memory stre = 512 worlds

Block stre = 4 worlds

So) here cache line will be:

cache line = 3 bits

offset will be?

Then block will be?

2 2<sup>2</sup>
2 2 bibs

Next physical attress will be i


512: F. Main memory size

2 29

2 9 5its

Tog size will be: 9- (3+2) block offst

= 9-5



(11) cache size = 16 words

H. Hemory size = 69 words

Block size = 4 words

: physical address size = 69 = 25 = 6 bits

cache line size  $z \frac{169}{430}$  = 2 = 2 bibs

De ster ster Top

6/ock of 3et = 4 = 2<sup>2</sup> = 2 bits tag index size c = (2+2)6 bits

2 2 2 2

fao index coche time

6 book offset

(iii) Cache 3/2e - 16 worlds

M. Memory stre- 128 worlds

block size - 4 worlds

physical address 5/7e = 128

2 7 bits

6100k Offset = 4

2 bits

Cache line = 4 = 4 = 2 bits


1. Tag index size = 7-(2+2)

2 7-9

= 3 6ibs

0

101



(iv) Cache size -> 32 words

H. Hemory size -> 1024 words

block size -> 4 worlds

Physical dedorus size = 1024 = 210 = 10 bits

5100k offset = 4 = 2<sup>2</sup> = 2 bits cache line size

2 32/4

2 8

2 23


3 bits

1 fag index size

10-(3+2)

2 10-5

5 bits



(V) (ache size => 8 words

Main memory size => 32 words

block size => 2 words

:. Physical address size = 32 = 25 = 5 6173

block stre = 2 2 2 2 2 2 2 1 bit

Cache line size > 8/2

2 9
2 20
3 2 5its

a grow languary

