Lestobe on mi Memory off purison six sures

SRAM: (Static Random Access Memorry)

- -value is storred on a pair of inverting gates.
 - Very fast but takes up more space than DRAM (4 to 6 transistors)

DRAM: (Dynamic "Random Access Memory)

- Value is stories as a charge on capacitor (must be trefreshed)
- Very small but slower than SRAM (factors of 5 to 10)

Memory Hierarchy:

- Different layery levels of memony.
 - Memorry apdate करा ३ में रिष्टिनियर डेपर depend रहत:-
 - 1. Temporal Locality (Lacality in Time):
 - keep most recently accessed data items closer to the processor.
 - 2. Spotial Locality (Locality in Space):
- Move backs consists of contigenous worlds to the upper levels.

General Principles of Memory:

Locality-

Temportal Locality: Referenced memory is likely to be referenced again soon (e.g. code within a loop).

Spatial Locality: Memory close to treferenced memory is likely to be referenced soon (e.g., data is in a sequential) access array)

Definition-

Upper: Memory closer to processoir.

Block: Minimum unit that is present on not present

Block address: Location of block in memory.

Hit: Data is found in the desired location.

Itil time: Time to access upper level.

Miss Rate: Pencentage of time item not found in upper level into the the one and one promone hills hit the product

no It

iolimmile:

sont to the processon.

Three types of mapping memory: nain memany and placed

- 1. Direct Mapping.
- 2. Set Associative.
- 3. Fall Associative.

tool 11 to Directo Mapping: Later post = Enlagra toomid

Mapping: Memory mapped to one location in cache.

Process:


odbe.

- 1. CPU πequest > 2. Checking in cache > 3. if hit > processor. 4. esse miss
- 5. Main memory (->) cache -> Priocessor apping functions

Cache Memory:

0	1	2	3	4	5	6	7	
11 1	momi	100	750.	0157 F	1.5	100		d miccinna)
					1	his L	h	interioned
midda.	13 3	00	2					

There are 8 blocks in cache memory. Main Memory; 5 3 10002 beneared at of the



Send request to CPU. It first checks the cache memory for the data. If the data is found than data hit, the processor receives it from the cache. If not than data miss. The data is fetched from main memory and placed into the cache, then sent sent to the processon. SUBSTITUTE A LIBERT LE

Formula:

Direct mapping z (requested address) mod (# of Block in cache) pionism : Briggin

Example: TO SOLL WILL IN CPU requested address: 8, 3, 5, 8, 11, 25. 1 7 FOR 8-> MEM MEM [25] [8] MEM 8 mod 8 = 0 (miss) - 4) place in oth index cache memory withher Lat sur FOR 3-3 mod 8 = 3 (miss) 3,5,4 11,3,25 place in 3rd index . (od 00 m 400la 70 #) = 6.500 FOR 5-> 5 mod 8 = 5 (miss) place in 5th index FOTC 8 -> 8 mod 8 = 0 (hit) No need to place it. Forc 11-> 11 mod 8 = 3 (miss) Repla. As there is already an address in 3rd index, replace it with the new one. FOR 25→ 25 mod 8 = 1 (miss) 100 m choc and 100 10 place it in 1st index Dinect & Mapping in cache memory done. ather too or a too " I mi

2. Set associative: (N-way set associative) cen networked address: 2-way associative: Formula: 1. (# of Block in cache):= (# of way) 2 (Requested address) mod (# of sets) place in oth index Example: mem andood Requested address: Herre, 8, 3, 5, 8, 11, 3, 25. #of block in Sets = (# of block in cache) = (# of way) # of way = 2 = 8 + 2 = 4 sets. 1 0 1 HO 1 MEM MEM MEM MEM [3] [3] [25] [8] III TOT (Requested address) mad (that ways) is place it with the new and for 8→, 8 mod 2 = 0 (miss) place in oth index sets in any index -? place it in 1st index 5 for 3,> 3 mod 2 = 1 (miss) place in the set's in any index for 5 -> 4 = 1 (miss) place in 1st set's in any index

for 87
8 mod 4=0 (hit) as 8 e is already in the memory.
No ned need to place it.

for 11 >

11 mod 4=3 (miss)

place as there are is another option in 3rd set.

place it in 3rd set's index.

for 3 >

3 mod 4 = 3 (hit)

No need to place it.

for 25 ->

25 mod 4= 1 (miss)

place it in 1st is set.

seron prigator (augus) mapping done

set associative (2-ways) mapping dones a de l'é

Note:
Set प्रक option अव fill-up शत्म षाद्वकि षात्रदम अयद्या
ट्यिट यात्व (प्रिटिक neplace क्वांक श्वांत्व

[66] [69]

Sam	و	exam	ple	forc	4-wa	, राष्ट्र			
8÷	4 :	= 2 B	ets		151-	- bd n n	1	i aus	
	٥	1	2	3	0	1/22	in 2	3	1
	IEM 8]				MEM [3]	MEM [5]	MEM [11]	MEM [25]	1
<u> </u>	-					(-	5(60	50	1

8 mod 2=0 (miss) 3 mod 2=1 (miss) 5 mod 2=1 (miss) 8 mod 2=0 (het) 11 mod 2=1 (miss) 3 mod 2=1 (miss) 25 mod 2=1 (miss) Example:

CPU nequested the following Block addresses (x+3), (x+5), (x+2) and (x+3). There are 16 one-world blocks in cache. Design and show the memory mapping for the following cache configurations.

- 1) Direct mapped solar about 11
- (1) 4-way, 8-way and 16-way set associative mapped. (Use LRU replacement policy). Where X = last two digits of your ID. (50):

Ans:

Requiremented addresses = 50+3=53, 50+5=55, 50+2=52, 50+3=53.

53, 55, 52,153, grigger (apoll-c) sylicisocor

Dire

(1) Dinect mapped:

0	1	2	3	19	5	6	7	8	9	10	11	12	13	19	15
					MEM [53]		MEM [35]	(JOSE		22)		7-31		-111	
Jon.	1					,6	بالم	- 17	١١.	0).	91;	(erro	(5)	9/m	

No. of blocks in cache = 16

53 mod 16=5 (miss)

55 mod 16 = 7 (miss)


52 mod 16 = 4 miss

53 mod 16= 5(het)

	(1) Set associative:														
	2-wa	: ১৮				8106 S = 2 - 2L									
	No 04	FIblo	OCKS	in	cac	16									
	NO . 0	No. of ways=2													
	So,	16÷2	= 8	se	ts.		11-4				MEN				
	٥	So. 16:2=8 sets.								, 4 , 5			6150 7		
	0 1	0	1 (0	1 0) 1	1	0	2 i m	10	1	0	86	0	1
													20	MEM	
								[52]	(m)				\$0	[L55]	
								()	A.)	[-	s b.	om	8 6		
	53 mo	d 8 -	= 5(misa	s)							DY 1)	\ h		
	55 mc	od 8=	- 7	(mis	s)						- CI	οω) - -	01		
	52 mo	d 8=	46	niss)	O)		6.19	6 1	= 0	1 +	16		
	53 mod	8 =	5 (F	it)											
-	12 13	11	OJ (C	8 1		9	5	1,	٤ ،	A SIM t	J.	0		
The second second	4-way	<u>か:</u>									55				
	16 ÷ 4	1 = 4	set	3.						2				1	
	la Agrasi	0	- 1		1.4	-1		102	(m)	0 =	1	born	2 3	,	
	0 -1	2	3	٥	1	2	3		((;) 1	D 3	1 6	300	od d	2	3
	MEM		77 7 100	MEM					(con	1	1		EM .	TÉ	T
	[52]	1		[3]								The State of the Control of the Cont	5]	, la	
								() 3	NOC						
	553 m	od 4	= \$ (mis	s)							1 10			
1	I am and a late	or the street of the													

55 mod 4=3(miss)

552 mod 4=0 (miss)
53 mod 4=1 (hit)



Direct Mapped Cache (diagram): 3130----- 13 12 11 ------ 24 10 10 20 Tag Hit Index Data Index Valid Tag Data 0 1 2 1021 1022 1023 20 32

