

Pipeline

- Pipeline is a the process of arrangement of hardware elements of CPU such that its overall performance is increased.
- Existing hardware CPU কে এমনভাবে arrange করা যাতে performance increase হয়।
- Simultaneous execution of more than one instruction takes place in pipelined process.
↳ একই time এ multiple instruction execute হবে।
- In pipelining multiple instructions are overlapped in execution.

~~Q~~ Why pipeline is called enhancing process?

Ans:

Pipeline is called enhancing process because it improves performance by allowing multiple tasks to be processed simultaneously in different stages. This increases speed efficiency and resource utilization compared to doing tasks one at a time.

Example:

Instruction কে কিভাবে pipeline architecture এর মাধ্যমে execute করি :-

Suppose,

Suppose,
We have 8 Instructions, I_1 to I_8 .

5 stage pipeline means we have 5 stages:-

1. Instruction Fetch (IF)
 2. Instruction Decode (ID)
 3. Execution (Ex)
 4. Memory (MEM)
 5. Write Back (WB)
- Exam এ মত stage বনবে
সেটা নিয়ে কাজ করবে
- $$\frac{50}{100} = \frac{50}{100} = 50\%$$

Non-pipeline \rightarrow :-

1 stage complete করতে যদি 1টি clock cycle লাগে তবে 8টি stage complete করতে 8টি clock cycle লাগবে এবং 8টি instruction এ 8টি stage এর জন্য 8টি clock cycle করে $8 \times 8 = 64$ টি clock cycle লাগবে 8টি instruction complete হতে।

$$P = 8 \text{ Im} (I_1 \text{ to } I_8)$$

$P = 8 \text{ Ins (I}_1 \text{ to I}_8\text{)}$

S_1	I_1 (IF)	I_2 (IF)	I_3 (IF)	I_4 (IF)	I_5 (IF)	I_6 (IF)	I_7 (IF)	I_8 (IF)				
S_2		I_1 (ID)	I_2 (ID)	I_3 (ID)	I_4 (ID)	I_5 (ID)	I_6 (ID)	I_7 (ID)	I_8 (ID)			
S_3			I_1 (EX)	I_2 (EX)	I_3 (EX)	I_4 (EX)	I_5 (EX)	I_6 (EX)	I_7 (EX)	I_8 (EX)		
S_4				I_1 (MEM)	I_2 (MEM)	I_3 (MEM)	I_4 (MEM)	I_5 (MEM)	I_6 (MEM)	I_7 (MEM)	I_8 (MEM)	
S_5					I_1 (WB)	I_2 (WB)	I_3 (WB)	I_4 (WB)	I_5 (WB)	I_6 (WB)	I_7 (WB)	I_8 (WB)
	1	2	3	4	5	6	7	8	9	10	11	12

Time \rightarrow

In pipeline, we only need 12 clock cycle to complete all the instructions.

$$\text{clock cycle} = k + (n - 1) ; \text{ where } n = \text{no. of instructions}$$

$$k = \text{no. of stages}$$

For this problem,

$$\text{clock cycle} = 5 + (8 - 1)$$

$$= 5 + 7$$

$$= 12$$

$$\text{Speed up} = \frac{NP}{P} = \frac{40}{12}$$

$$= 3.33$$

Pipeline is 3.33 times speedier than non-pipeline

$$\text{Efficiency/Utilization} = \frac{\text{No. of blocks used blocks}}{\text{Total no. of blocks}}$$

$$= \frac{40}{60}$$

$$= \frac{2}{3}$$

Aim of pipeline:

$$CPI \approx 1$$

$$\text{Efficiency} = \frac{\text{Total no. of blocks}}{\text{Total used blocks}}$$

$$= \frac{60}{40}$$

$$= \frac{3}{2}$$

From Youtube

From ma's slide

- Ma
- Consider a non-pipelined machine with 6 execution stages of lengths 20ns, 20ns, 30ns, 30ns, 20ns & 20ns.
- (I) Find the Instruction latency on this machine.
- (II) How much time does it take to execute 77 instructions?

Ans:

(I) Instruction latency = $(20 + 20 + 30 + 30 + 20 + 20) \text{ ns}$
 $= 140 \text{ ns}$

For N instructions = $(140 \times N) \text{ ns}$

(II) Time to complete 77 instructions = 140×77
 $= 10780 \text{ ns}$

For pipeline,


Latency for pipeline = $30 \text{ ns} \times 6 = 180 \text{ ns}$

Time for 77 instructions in pipeline

$= (30 \times 6) + (77 - 1) \times 30 \text{ ns}$

$= 180 + (76 \times 30) \text{ ns}$

$= 2460 \text{ ns}$



There are 3 types of problem in pipeline:

1. Structural Hazards

2. Control Hazards

3. Data Hazards

1. Structural Hazards:


- Resource related problem.

- Multiple instruction, same resource ~~ক~~ access করলে
Like:- Processor, Memory, Register, RAM, Cache etc.

For example,

১টি Memory তে একই সময়ে ~~কমপক্ষে~~ ২টি instruction এর (WB stage) access করা করছে এবং এ' একই সময়ে একই memory তে অন্য ১টি instruction এর কোনো ১টি stage access করছে-এর কারণে structural hazard হয়।

- Inadequate hardware to simultaneously support all instructions in pipeline in the same clock cycle.




2. Control Hazards:

- Occurs because of branch condition.

For example, 4 stages pipeline



Memory's 500 address 4
 1 2 3 4 4th clock pulse 4 1st instruction execute 2nd.



Instruction fetch
 করলে PC increment
 হয়ে যায়।
 PC next available
 instruction এ
 point out করবে।
 PC 501 এ automatically
 চলে যাবে।

Suppose, it's a branch instruction and we have to execute the instruction that is in 700 address.

এখানে যেহেতু ২টি-২টি করে address execution করে 700 address এ যাওয়া হবে, তাহলে যত execution হয়েছে সেগুলো কোনো কাজে লাগছে না। যার কারণে বাকি সব delete করতে হচ্ছে। এটিই control hazard.



3. Data Hazards

Data related problem.

Three Divide three parts:

- (I) Read After write (RAW) → True Dependency (TD)
- (II) Write After Read (WAR) → Anti Dependency (AD)
- (III) Write After Write (WAW) → Output Dependency (OD).

Example:



I₁ এর result WB করার আগেই I₂ তে
 এটি

I_1 এর R_2 এর result আয়বে WB করার পর, কিন্তু pipeline এ যেহেতু multiple instruction কাজ করে, তাই I_2 তে যখন R_2 কে fetch করতে যাবে তখন সঠিক value পাবে না কারণ R_2 চূড়ান্ত clock cycle এ final result দিয়ে। কিন্তু I_2 ওই clock cycle এ R_2 কে fetch করার স্যু করবে এবং পরের stage এ execute করবে, যার কারণে ভুল result আয়বে। এটিই data hazard এর RAW problem.