

CPU request the following Block addresses $(x+15)$, $(x+25)$ and $(x+12)$.

There are 16 one-word blocks in cache. Design and Show the memory mapping for the following cache configurations.

- I. Direct mapped.
- II. 4-way, 8-way and 16-way set associative mapped. (use LRU replacement policy) *
Where X= last two digits of your ID.

For the following configuration Determine the number of bits required for physical address, tag, index and block offset.

- i) Consider 32 words cache and 512 words main memory. Block size 4 words. Determine the number of memory blocks and cache lines.
 - ii) Consider 16 words cache and 64 words main memory. Block size 4 words.
 - iii) Consider 16 words cache and 128 words main memory. Block size 4 words.
 - iv) Consider 32 words cache and 1024 words main memory. Block size 4 words.
 - v) Consider 8 words cache and 32 words main memory. Block size 2 words
- Also draw the required block for direct mapping cache.

~~Ans 5/10~~ Ans No-01

$$X = 03$$

Requested block addresses are 18, 28, 15

Given cache block = 16

(i) Direct Mapping

Associative	Hit/Miss	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
18	Miss			MEM[18]													
28	Miss													MEM[28]			
15	Miss																

- ☐ For 18:
 $18 \bmod 16 = 2$ → 2 no block
- ☐ For 28:
 $28 \bmod 16 = 12$ → 12 no block
- ☐ For 15:
 $15 \bmod 16 = 15$ → 15 no block

(ii)

4-way set associative mapping

$$\text{Block set} = \frac{\text{no of cache block}}{\text{no of way}}$$

$$= \frac{16}{4}$$

$$= 4$$

Associative	Hit/Miss	0				1				2				3			
		0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
18	Miss									HEN[18]							
28	Miss	HEN[28]															
25														HEN[25]			

Here for 18:

$$18 \bmod 4 = 2 \rightarrow 2 \text{ no block}$$

For 28:

$$28 \bmod 4 = 0 \rightarrow 0 \text{ no block}$$

For 15:

$$15 \bmod 4 = 3 \rightarrow 3 \text{ no block}$$

\therefore Now block of set will be 4

8-way set associative method

$$\text{set block} = \frac{\text{No of cache block}}{\text{No of way}}$$

$$= \frac{16}{8}$$

$$= 2$$

Associative	Hit/Miss	0								1							
		0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
18		MISS															
28		MISS															
15										MISS							

For 18:

$$18 \bmod 2 = 0 \rightarrow 0 \text{ No block}$$

For 28:

$$28 \bmod 2 = 0 \rightarrow 0 \text{ No block}$$

For 15:

$$15 \bmod 2 = 1 \rightarrow 1 \text{ No block}$$

16-way set associative mapping:

$$\text{Block of set} = \frac{\text{No of } \cancel{\text{set}} \text{ cache block}}{\text{No of way}}$$

$$= \frac{16}{16}$$

= 1 \rightarrow Fully Associative

Associative	Hit/Miss	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
18	Miss	MEM[18]															
28	Miss		MEM[28]														
15	Miss				MEM[15]												

As this is fully associative set mapping, so here we can store value ~~in any sequence~~ in any free spaced ~~to~~ block in any sequence.

Ans: No-02

□ (i) Cache size - 32 words

Main Memory size = 512 words

Block size = 4 words

So, here cache line will be: →

No of cache size

block size

$$= \frac{32}{4}$$

$$= 8$$

$$= 2^3$$

∴ cache line = 3 bits

Then block ^{offset} ~~size~~ will be:

$$4$$

$$= 2^2$$

$$= 2 \text{ bits}$$

Next physical address will be:


$$512$$

$$= 2^9$$

$$= 9 \text{ bits}$$

[∵ Main memory size = 512 words]

∴ Tag size will be: 9 - (3 + 2) = 9 - 5 = 4 bits



(ii) Cache size = 16 words

M. Memory size = 64 words

Block size = 4 words


∴ physical address size = 64
 $= 2^6$
 $= 6 \text{ bits}$

Cache line size = $\frac{164}{4}$
 $= 4$
 $= 2^2$
 $= 2 \text{ bits}$

~~Tag index size = 6~~

Block offset = 4
 $= 2^2$
 $= 2 \text{ bits}$

$$\begin{aligned}\therefore \text{Tag index size} &= 6 - (2 + 2) \\ &= 6 - 4 \\ &= 2\end{aligned}$$




(iii) Cache size - 16 words
 M. Memory size - 128 words
 block size - 4 words

$$\begin{aligned}\therefore \text{Physical address size} &= 128 \\ &= 2^7 \\ &= 7 \text{ bits}\end{aligned}$$

$$\begin{aligned}\text{block offset} &= 4 \\ &= 2^2 \\ &= 2 \text{ bits}\end{aligned}$$

$$\text{cache line} = \frac{16}{4} = 4 = 2^2 = 2 \text{ bits}$$

$$\begin{aligned} \therefore \text{Tag index size} &= 7 - (2+2) \\ &= 7 - 4 \\ &= 3 \text{ bits} \end{aligned}$$




(iv) Cache size \rightarrow 32 words
 M. Memory size \rightarrow 1024 words
 block size \rightarrow 4 words.

$$\begin{aligned} \text{Physical address size} &= 1024 \\ &= 2^{10} \\ &= 10 \text{ bits} \end{aligned}$$

$$\begin{aligned} \text{block offset} &= 4 \\ &= 2^2 \\ &= 2 \text{ bits} \end{aligned}$$

$$\begin{aligned} \text{cache line size} &= 32/4 \\ &= 8 \\ &= 2^3 \\ &= 3 \text{ bits} \end{aligned}$$

$$\begin{aligned} \therefore \text{Tag index size} &= 10 - (3+2) \\ &= 10 - 5 \\ &= 5 \text{ bits} \end{aligned}$$



(V) Cache size \rightarrow 8 words

Main memory size \rightarrow 32 words

block size \rightarrow 2 words

\therefore Physical address size = 32

$$= 2^5$$

$$= 5 \text{ bits}$$

block size $= 2$

$$= 2^1$$

$$= 1 \text{ bit}$$

cache line size $\rightarrow 8/2$


$$= 4$$

$$= 2^2$$

$$= 2 \text{ bits}$$

= 2 bits

5 bits





Tag index

Cache line

block offset

cache size
block size

Cache line size $8/2 = 4$



Let assume

requested address is 13

Main memory $= 32/2 = 16$

00	01	10	11	
W ₀	W ₁	W ₂	W ₃	B ₀
W ₄	W ₅	W ₆	W ₇	B ₁
W ₈	W ₉	W ₁₀	W ₁₁	B ₂
W ₁₂	(W ₁₃)	W ₁₄	W ₁₅	B ₃
				B ₁₅

13 → Binary

