

## Memory

### SRAM: (Static Random Access Memory)

- Value is stored on a pair of inverting gates.
- Very fast but takes up more space than DRAM (4 to 6 transistors)

### DRAM: (Dynamic "Random Access Memory)

- Value is stored as a charge on capacitor (must be refreshed)
- Very small but slower than SRAM (factor of 5 to 10)

### Memory Hierarchy:

- Different layer/ levels of memory.
- Memory update করা হয় ২টি ফ্রিন্সের উপর depend করে:-

#### 1. Temporal Locality (Locality in Time):

- Keep most recently accessed data items closer to the processor.

#### 2. Spatial Locality (Locality in Space):

- Move back consists of contiguous words to the upper levels.

## General Principles of Memory:

Locality—

Temporal Locality: Referenced memory is likely to be referenced again soon (e.g. code within a loop).

Spatial Locality: Memory close to referenced memory is likely to be referenced soon (e.g. data in a sequential access array)

Definition—

Upper: Memory closer to processor.

Block: Minimum unit that is present or not present.

Block address: Location of block in memory.

Hit: Data is found in the desired location.

Hit time: Time to access upper level.

Miss Rate: Percentage of time item not found in upper level.

Three types of mapping memory:—

1. Direct Mapping.
2. Set Associative.
3. Full Associative.

1. Direct Mapping:

Mapping: Memory mapped to one location in cache.

Process:

1. CPU request → 2. Checking in cache → 3. if hit → processor. 4. else miss

5. Main memory →  Cache → Processor  
Mapping functions



### Cache Memory:

|   |   |   |   |   |   |   |   |
|---|---|---|---|---|---|---|---|
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
|   |   |   |   |   |   |   |   |

There are 8 blocks in cache memory.

### Main Memory:

|  |  |  |  |  |  |  |  |
|--|--|--|--|--|--|--|--|
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |

Send request to CPU. It first checks the cache memory for the data. If the data is found then data hit, the processor receives it from the cache. If not then data miss. The data is fetched from main memory and placed into the cache, then sent to the processor.

### Formula:

Direct mapping  $= (\text{requested address}) \bmod (\text{\# of Block in cache})$

Example:

CPU requested address: 8

8, 3, 5, 8, 11, 25.

For 8 →

$8 \bmod 8 = 0$  (miss)

place in 0th index

| 0          | 1           | 2 | 3                         | 4 | 5          | 6 | 7 |
|------------|-------------|---|---------------------------|---|------------|---|---|
| MEM<br>[8] | MEM<br>[25] |   | MEM<br>[3]<br>MEM<br>[11] |   | MEM<br>[5] |   |   |

Cache memory

For 3 →

$3 \bmod 8 = 3$  (miss)

place in 3<sup>rd</sup> index

For 5 →

$5 \bmod 8 = 5$  (miss)

place in 5<sup>th</sup> index

For 8 →

$8 \bmod 8 = 0$  (hit)

No need to place it.

For 11 →

$11 \bmod 8 = 3$  (miss)

Repla. As, there is already an address in 3<sup>rd</sup> index, replace it with the new one.

For 25 →

$25 \bmod 8 = 1$  (miss)

place it in 1<sup>st</sup> index

Direct

Mapping in cache memory done.

## 2. Set associative: (N-way set associative)

2-way associative:

Formula:

1.  $(\# \text{ of Block in cache}) \div (\# \text{ of way})$

2.  $(\text{Requested address}) \bmod (\# \text{ of sets})$

Example:

Requested address:

8, 3, 5, 8, 11, 3, 25.

Sets =  $(\# \text{ of block in cache}) \div (\# \text{ of way})$

$$= 8 \div 2$$

$$= 4 \text{ sets.}$$

Here,  
# of block in  
cache = 8.

# of way = 2

| 0          |   | 1                 |             | 2 |   | 3          |             |
|------------|---|-------------------|-------------|---|---|------------|-------------|
| 0          | 1 | 0                 | 1           | 0 | 1 | 0          | 1           |
| MEM<br>[8] |   | MEM<br>[3]<br>[5] | MEM<br>[25] |   |   | MEM<br>[3] | MEM<br>[11] |

$(\text{Requested address}) \bmod (\# \text{ of ways})$

for 8  $\rightarrow$  4

$$8 \bmod 2 = 0 \text{ (miss)}$$

place in 0<sup>th</sup> ~~index~~ set's in any index.

for 3  $\rightarrow$  3

$$3 \bmod 2 = 1 \text{ (miss)}$$

place in 1<sup>st</sup> ~~3<sup>rd</sup>~~ set's in any index

for 5  $\rightarrow$  4

$$5 \bmod 2 = 1 \text{ (miss)}$$

place in 1<sup>st</sup> set's in any index



for 8 →

$8 \bmod 4 = 0$  (hit) as 8 is already in the memory.  
No need to place it.

for 11 →

$11 \bmod 4 = 3$  (miss)

place as there is another option in 3rd set.  
place it in 3rd set's index.

for 3 →

$3 \bmod 4 = 3$  (hit)

No need to place it.

for 25 →

$25 \bmod 4 = 1$  (miss)

place it in 1st set.

Set associative (2-ways) mapping done.

Note:

Set এর option অর fill-up হলে আরেকটি আয়তনে প্রথম  
সেট মাঝে সেটিকে replace করতে হবে।

8

Same example for 4-ways:

$8 \div 4 = 2$  sets

| 0          |   |   |   | 1          |            |             |             |
|------------|---|---|---|------------|------------|-------------|-------------|
| 0          | 1 | 2 | 3 | 0          | 1          | 2           | 3           |
| MEM<br>[8] |   |   |   | MEM<br>[3] | MEM<br>[5] | MEM<br>[11] | MEM<br>[25] |

$8 \bmod 2 = 0$  (miss)

$3 \bmod 2 = 1$  (miss)

$5 \bmod 2 = 1$  (miss)

$8 \bmod 2 = 0$  (hit)

$11 \bmod 2 = 1$  (miss)

$3 \bmod 2 = 1$  (hit)

$25 \bmod 2 = 1$  (miss)

Example:

CPU requested the following block addresses  $(x+3)$ ,  $(x+5)$ ,  $(x+2)$  and  $(x+3)$ . There are 16 one-word blocks in cache. Design and show the memory mapping for the following cache configurations.

(1) Direct mapped.

(2) 4-way, 8-way and 16-way set associative mapped. (Use LRU replacement policy).

Where  $x$  = last two digits of your ID. (50)

Ans:

~~Reqd~~

CPU requested addresses =  $50+3=53$ ,  $50+5=55$ ,  $50+2=52$ ,  $50+3=53$ .

53, 55, 52, 53.

~~Dir~~

(1) Direct mapped:-

|   |   |   |   |             |             |   |             |   |   |    |    |    |    |    |    |
|---|---|---|---|-------------|-------------|---|-------------|---|---|----|----|----|----|----|----|
| 0 | 1 | 2 | 3 | 4           | 5           | 6 | 7           | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
|   |   |   |   | MEM<br>[52] | MEM<br>[53] |   | MEM<br>[55] |   |   |    |    |    |    |    |    |

No. of blocks in cache = 16

$53 \bmod 16 = 5$  (miss)

$55 \bmod 16 = 7$  (miss)

$52 \bmod 16 = 4$  miss

$53 \bmod 16 = 5$  (hit)

(11) Set associative:

2-ways:

No of blocks in cache = 16

No. of ways = 2

So,  $16 \div 2 = 8$  sets.

| 0 |   | 1 |   | 2 |   | 3 |   | 4    |   | 5    |   | 6 |   | 7    |   |
|---|---|---|---|---|---|---|---|------|---|------|---|---|---|------|---|
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0    | 1 | 0    | 1 | 0 | 1 | 0    | 1 |
|   |   |   |   |   |   |   |   | MEM  |   | MEM  |   |   |   | MEM  |   |
|   |   |   |   |   |   |   |   | [52] |   | [53] |   |   |   | [55] |   |

$53 \bmod 8 = 5$  (miss)

$55 \bmod 8 = 7$  (miss)

$52 \bmod 8 = 4$  (miss)

$53 \bmod 8 = 5$  (hit)

4-ways:

$16 \div 4 = 4$  sets.

| 0    |   |   |   | 1    |   |   |   | 2 |   |   |   | 3    |   |   |   |
|------|---|---|---|------|---|---|---|---|---|---|---|------|---|---|---|
| 0    | 1 | 2 | 3 | 0    | 1 | 2 | 3 | 0 | 1 | 2 | 3 | 0    | 1 | 2 | 3 |
| MEM  |   |   |   | MEM  |   |   |   |   |   |   |   | MEM  |   |   |   |
| [52] |   |   |   | [53] |   |   |   |   |   |   |   | [55] |   |   |   |

$553 \bmod 4 = 1$  (miss)

$55 \bmod 4 = 3$  (miss)

$552 \bmod 4 = 0$  (miss)

$53 \bmod 4 = 1$  (hit)



8-ways:

$$16 \div 8 = 2 \text{ sets}$$

|      |   |   |   |    |   |   |   |      |      |   |   |   |   |   |   |
|------|---|---|---|----|---|---|---|------|------|---|---|---|---|---|---|
| 0    | 1 | 2 | 3 | 4  | 5 | 6 | 7 | 0    | 1    | 2 | 3 | 4 | 5 | 6 | 7 |
| MEM  |   |   |   | ME |   |   |   | MEM  | MEM  |   |   |   |   |   |   |
| [52] |   |   |   |    |   |   |   | [53] | [55] |   |   |   |   |   |   |

$$53 \bmod 2 = 1 \text{ (miss)}$$

$$55 \bmod 2 = 1 \text{ (miss)}$$

$$52 \bmod 2 = 0 \text{ (miss)}$$

$$53 \bmod 2 = 1 \text{ (hit)}$$

16-ways:

$$16 \div 16 = 1 \text{ sets}$$

|      |      |      |   |   |   |   |   |   |   |    |    |    |    |    |    |
|------|------|------|---|---|---|---|---|---|---|----|----|----|----|----|----|
| 0    | 1    | 2    | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| MEM  | MEM  | MEM  |   |   |   |   |   |   |   |    |    |    |    |    |    |
| [53] | [55] | [52] |   |   |   |   |   |   |   |    |    |    |    |    |    |


$$53 \bmod 1 = 0 \text{ (miss)}$$

$$55 \bmod 1 = 0 \text{ (miss)}$$


$$52 \bmod 1 = 0 \text{ (miss)}$$

$$53 \bmod 1 = 0 \text{ (hit)}$$

## Direct Mapped Cache (diagram):



# Set Associative cache (Diagram):



4 way set-associative cache with 4 comparators and one 4-to-1 multiplexor.