























Reducing dy power consumption 1 $P = {}^{1}/{}_{2} \times C_{total} \times f_{clock} \times V_{DD}{}^{2} \times \alpha \quad \text{(Watts)}$ • Reducing V_{DD} greatly reduces P• But it also decreases the current than can be supplied by each transistor when it is switched on. • Lower supply voltage means lower current. • Load capacitances will charge more slowly. • Gate switching will become slower • Maximum possible value of f_{clock} will reduce • Programs may take longer to run • V_{DD} used to be 5 volts (in my day). • Now down to = 1.2 V_{DD} • Threshold voltages (Vth) for transistors use to be 0.7 V_{DD} • Now down to = 0.2 V_{DD} • Can use parallelism to offset increases in circuit delay.





















