

Institut Mines-Telecom



Paris Sorbonne University

Using TTool with SoCLib

Daniela Genius, Ludovic Apvrille daniela.genius@lip6.fr ludovic.apvrille@telecom-paristech.fr

Tutorial to the **SoCLib** extension of **TTool/AVATAR**

Requirements for Linux and MacOSX

- 1. TTool http://ttool.telecom-paristech.fr
- 2. The Prog arborescence containing among others MutekH sources and a SoCl ib version available from http://ttool.telecom-paristech.fr or https://www-soc.lip6.fr/trac/avatarsoclib
- 3. Your system has to feature a gcc compiler and a gdb
 - Linux : gcc 4.7. was tested with success
 - MacOSX: there are some difficulties with the Xcode compiler. we recommend the homebrew gcc-4.8 compiler
- 4. A valid SystemC compiler to compile the SoCLib platform: accellera.org/downloads/standards/systemc
 - Linux : systemc-2.2.0 was tested
 - MacOSX : systemc-2.3.1 from Accellera was tested with success; here is the link: accellera.org/downloads/standards/systemc





Alternatives and Add-ons

 Alternatively, SystemCASS [2] is a simulation engine from Lip6 for cycle accurate level which is 10 to 20 times faster than SystemC event-based simulation: https://www-soc.lip6.fr/trac/systemcass To be installed under /opt

Some tools cannot be distributed by us. If you wish to

- Make proofs of safety properties from AVATAR models, you need to install and configure UPPAAL. Here is some help: http://ttool.telecom-paristech.fr/ installation_companion.html#uppaal
- ► Make proofs of security properties from AVATAR models, you need to install and configure ProVerif. Here is some help: http://ttool.telecom-paristech.fr/ installation_companion.html#proverif





Prog/crossgen.mk fetches and generates the crosscompilers. The crosscompiler will serve to compile your application (task and main file produced by TTool) for the desired architecture

To generate your crosscompilers, you have to execute
./crossgen.mk which is part of MutekH and found in the

Prog/mutekh directory This is usually done by typing
./crossgen.mk all

To be installed per default under /opt/mutekh

Available targets for crosscompiler generation:

mipsel, powerpc, arm, i686, x86_64, nios2, sparc,



avr, lm32, microblaze, avr32

Processor Cores Available

- Currently the complete toolchain is only available for PowerPC, but it is easy to add other CPU as MutekH allows heterogeneous processors
- ► The topcell currently can be used with ISS for the following processor cores:
 - PowerPc 405
 - Nios II
 - ► Mips 32
 - Arm 7
 - Sparc v8
 - ► IM 32
- ▶ The mapping table generation ans calculation of addresses in /src/ddtranslatorSoclib/toTopcell will have to be extended (requests to daniela.genius@lip6.fr)





Generation of POSIX code for local workstation in directory TURTLE/executablecode [1] Generation of code for MPSoC in directory TURTLE/MPSoC containing the following subdirectories:

- generated_src: generated task code for AVATAR blocks and main code spawning the POSIX threads
- src: the runtime for MPSoC platforms
- generated_topcell: topcell and mapping information to generate the ldscript



Additions to the TTool Arborescence(2)

Central Makefile src/MPSoC/Makefile.forsoclib which copies generated code from the TURTLE into the Prog arborescence as follows:

- generated_src directory:
 - *.c and *.h copied to Prog/mutekh/examples/avatar
 - src_soclib to Prog/mutekh/libavatar
- generated_topcell directory:

Institut Mines-Telecom, Paris Sorbonne Universites

- top.cc to /Prog/soclib/soclib/platform/topcells/ caba-vgmn-mutekh_kernel_tutorial/top.cc
- deployinfo.h and deployinfo_map.h to
 /Prog/mutekh/arc/soclib
 they are used by ldscript.cpp, a preprocessor generating the
 ldscript



Additions to the TTool Arborescence(3)

The src/ddtranslatorSoclib directory

- contains the code for analyzing the deployment diagrams
- contains subdirectories toSoclib and toTopCell generating task/main code and topcell/information for the ldscript and main, respectively

In TURTLE/bin/config.xml add the following two lines:

- <AVATARMPSoCCodeDirectory</p> data=" /TURTLE/MPSoC/"/>
- <AVATARMPSoCCompileCommand data="make -C</p> /TURTLE/MPSoC updategeneratedcode compilesoclib"/>

Make sure that you use the script ./ttool.exe containing the line

java -Xmx1024m -Djavax.net.ssl.trustStore=ServerKeyStore -Djavax.net.ssl.trustStorePassword=123456 -jar ttool.jar -config config.xml -experimental -debug -avatar -uppaal



Virtual Prototyping of AVATAR Diagrams

Diagram Editor

- AVATAR [4] Diagrams (existing)
- Deployment Diagrams [3] (new)
- ▶ We do not yet consider security aspects


Institut Mines-Telecom, Paris Sorbonne Universites

Generate Code for MPSoC platform

- Tasks and Main
- Ldscript
- Topcell



- **DDSyntaxChecker** checks syntax of deployment diagrams and identifies their elements
- Libavatar Runtime for SoCLib. implements AVATAR operators
- 3. AVATAR2SOCLIB translates AVATAR blocks into C POSIX tasks, generates main program
- 4. **TopcellGenerator** generates SystemC top cell
- 5. **LdscriptGenerator** generates linker script






Deployment Diagrams

- ► SysML representation of hardware components, their interconnection, tasks and channels
- ▶ A valid platform must contain at least one CPU, one memory bank and one terminal for observing the progress
- ► Some details (interrupt controller, simulation aides) currently left transparent to the user

Deployment Diagrams Screen







Deployment Diagrams Toolbar



From left to right:

- Edit
- Comment
- UML connector
- Link two nodes
- Add a CPU
- Map task to CPU
- DMA: not vet implemented
- ICU: currently added automatically in all platforms
- COPROCESSOR: not vet implemented
- TIMER: not vet implemented
- TTY


- BUS
- BRIDGE: not vet implemented
- VGMN
- CROSSBAR
- RAM
- Map channel to RAM: map channels onto memory banks
- ROM
- Show/hide attributes
- Extract attributes
- Generate code





Modify Hardware Attributes

 Right click on components then select edit allows to modify attributes: e.g. specify number of cache lines, the size of memory bank




Editing hardware parameters





AVATAR example featuring 4 blocks, two of which nested, and one channel



Mapping on two processors and two RAM



Library of functions which capture the semantics of the AVATAR operators that appear in the code of the tasks implemented using MutekH http://www.mutekh.org primitives

- Directory TURTLE/MPSoC/src contains the runtime
- ▶ Makefile.forsoclib with targets
 - updategeneratedcode: generated code copied into Prog/mutekh/examples/avatar
 - updateruntime: runtime copied into Prog/mutekh/libavatar





Implemented AVATAR operators

Operator	Semantics
Asynchronous read	Blocking
Asynchronous write	Blocking or non blocking
Synchronous read/write	Blocking
Delay [minmax]	Processor is suspended
Complexity [minmax]	Active execution
Test	Depends on Boolean condition
Non deterministic choice	The first message in the
	queues triggers the transition
	or a branch is randomly taken



- asyncchannel: SoCLib implementation of asynchronous channel
- debug: debug functions
- message: describes one message
- myerrors: error treatment
- mytimelib: time functions library
- random: ramdom functions
- request: describes one request
- request_manager: central manager of requests
- syncchannel: SoCLib implementation of asynchronous channel
- tracemanager: managing traces (cycle precise traces not yet implemented)



Installation



Generation of MPSoC code in TURTLE/MPSoC directory's subdirectories

- generated_topcell: contains three files:
 - top.cc: generated topcell, to be copied into Prog/soclib/soclib/platform/topcells/ caba-vgmn-mutekh_kernel_tutorial/
 - nbproc: number of processors extracted from Deployment Diagram used for Idscript generation
 - deployinfo.h: information on channel mapping extracted from Deployment Diagram used for Idscript generation
- generated_src: code for tasks and main program, to be copied into Prog/mutekh/exaples/avatar



SystemC Top Cell Generation

The topcell is generated and contains several parts, liste din alphabetical order:

- Code.java: some fixed code (gdb call etc)
- Declaration.java: Declaration of hardware components
- Header.java: some fixed code
- Loader.java: call to the loader
- Mapping Table. java: declaration of the memory segments (shared memory architecture)
- NetList.java: netlist, connecting signals to ports
- Signal.java: declaration of signals used in netlist
- Simulation.java: call to simulation engine
- TopCellGenerator.java: main class



SystemC Top Cell Generation (2)

The topcell is generated and contains several parts, each corresponding to part of its code. Example lines from a generated topcell:

Instanciation of components:

```
soclib :: caba :: VciRam < vci_param > Memory0("Memory0", IntTab(2), maptab);
```

memory segments:

```
maptab.add(Segment("data", 0x7f000000, 0x01000000, IntTab(2), false));
```

charging of code:

```
data_ldr.load_file(std::string(kernel_p) +
  ":.data:.channel0:.cpudata:.contextdata"):
```

Netlist:

```
vgsb.p_to_target[2](signal_vci_vciram0);
```



Linker Script

- Defines the memory layout
- Associates each entry section to an output section
- /Prog/mutekh/arch/soclib contains generator
- copied into /Prog/mutekh/obj-avatar-soclib-ppc/arch
- implements the mapping of channels by forcing them on the memory bank specified in the Deployment Diagram




Simulation

•000000

Syntax Checking

Click on the AVATAR Design tab (this cannot be invoked from the AVATAR Deployment tab)



You should get a message indicating there are no errors; otherwise refer to the general TTool documentation.





Code Generation Dialogue

 Click on AvatarDeployment (right tab) Click on the gear at the right of the lower toolbar (Deployment Diagram Toolbar)

Simulation

0000000

- Select trace and:or debug mode if required
- Select Compile soclib executable in the compile menu
- Select Run code in soclib/mutekh in the Execute menu







Normally, this is done by pushing the Compile soclib executable button in the menu below







Alternatively, for test and debug purposes, you may wish to manually modify the code of task and main files. The code is copied into the following directory:

/Prog/mutekh/examples/avatar
Type cd /Prog/mutekh;
make CONF=examples/avatar/config
BUILD=soclib-\$(MUTEKH_CPU):pf-tutorial
Where MUTEKH_CPU is your CPU (currently ppc)

Be careful when you modify generated code, your changes will be lost at next code generation!



Normally, this is done by pushing the Run code in soclib/mutekh button in the menu (cycle accurate trace facility will be added later on)

Simulation

0000000

Executable Code generation, compilation and execu □ ×	
Generate code Compile Execute Results	
Execution	
Run code and trace events (if enabled at code generation):	
enius/TURTLE/MPSoC runsoclib /users/enseig/genius/TURTLE/MPSoC//trace.txt	
○ Run code in soclib / mutekh:	
make -C /users/enseig/genius/TURTLE/MPSoC runsoclib	
Ready to process next command	
Sta Stop Clo	





Simulation

00000000

Simulation (2)

Alternatively, for test and debug, you may wish to manually modify the topcell. in this case, go to the following directory:

Prog/soclib/soclib/platform/topcells/

caba-vgmn-mutekh_kernel_tutorial/

Eventually modify top.cc

Type make

Then start the platform executable

./system.x \$(SOCLIB_CPU):\$(SOCLIB_CPU_COUNT)


/Prog/mutekh/avatar-soclib-\$(MUTEKH_CPU).out

Where SOCLIB_CPU_COUNT has to correspond to the number of CPUs used in your Deployment Diagram and MUTEKH_CPU is the type of CPU (currently ppc)



Invoking SoCLib from TTool

A TTY (green on black) should open; if the debug option was selected, the application progress can be watched and read/write operations on channels can be monitored



SoCL ib simulation window

```
SystemC 2.2.0 --- Jun 8 2009 14:24:38
       Copyright (c) 1996-2006 by all Contributors
                   ALL RIGHTS RESERVED
Initializing memories with 5a
caba-yomn-mutekh kernel tutorial SoCLib simulator for MutekH
Initializing memories with 5a
Initializing memories with 5a
[MemChecker] SOCLIB MEMCHK env variable may contain the following flag letters:
 R (show region changes), C (show context ops), S (show context switch),
 T (raise gdb except on err), I (show iss dump),
                                                   A (show access details),
 L (show locks accesses). E (show checks enable) X (exit simulation on err)
  See http://www.soclib.fr/trac/dev/wiki/Tools/MemoryChecker
[GDB] SOCLIB GDB env variable may contain the following flag letters:
 X (dont break on except),
                               S (wait connect on except), F (start frozen)
 C (functions branch trace).
                               Z (functions entry trace). D (adb protocol debug).
 M (dont break on watchpoints), T (exit sumilation on trap), E (exit on fault)
 >> See http://www.soclib.fr/trac/dev/wiki/Tools/GdbServer
[GD8] listening on port 2350
 - Building VciXicu : vci xicu
   => segment vci xicu / base = d2200000 / size = 1000
Marning: (MSBS) object already exists: vcirttimer.ctrl. Latter declaration will be renamed to vcirttimer.ctrl 0
In file: sc object.cpp:196
 - Building VciMultiTTy TTY8
   ⇒ segment vci_multi_tty / base = d0200000 / size = 10
vcieth: Unable to setup tap interface, check privileges. (try: sudo setcap cap net admin-eip ./system.x)
Loading at 0x60000000 size 0x100000: .text .rodata .excep .cpudata .contextdata .data
Loading at 0x60000000 size 0x100000; text rodata excep coudata contextdata data
Loading at 0x60000000 size 0x100000: .text .rodata .excep .coudata .contextdata .data
Loading at 0xffffff80 size 0x80: .boot
Loading at 0x802000 size 0x1000: nothing
Loading at 0 size 0x1000: nothing
Loading at 0xbfc00000 size 0x1000: nothing
Loading at 0x80000000 size 0x1000000: nothing
Loading at 0x30200000 size 0x100: nothing
Loading at 0xa0200000 size 0x1000: nothing
```

Invoking SoCLib simulation





Loading at 0x7f000000 size 0x1000000: nothing

- ► We will shortly supply a virtual machine for Windows
- Adaptation to SysML-Sec http://sysml-sec.telecom-paristech.fr/
- Debug mode: very similar to POSIX version
- Trace mode: cycle accurate traces of CABA Simulation (proposed as a M2 project see http://www-soc.lip6.fr/offres-demplois/stages/)





```
http://ttool.telecom-paristech.fr
or
https://www-soc.lip6.fr/trac/avatarsoclib
Contact daniela.genius@lip6.fr,
ludovic.apvrille@telecom-paristech.fr
```





L. Apvrille and A. Becoulet.

Prototyping an embedded automotive system from its UML/SysML models.



R. Buchmann and A. Greiner.

A fully static scheduling approach for fast cycle accurate SystemC simulation of MPSoCs.

In *Proc. ICEEC*, pages 35–39, Cairo, Egypt, Dec. 2007. IEEE.



D. Genius and L. Apvrille.

Virtual yet precise prototyping: An automotive case study. In ERTSS'2016, Toulouse, Jan. 2016.



G. Pedroza, D. Knorreck, and L. Apvrille.

AVATAR: A SysML environment for the formal verification of safety and security properties.

In The 11th IEEE Conference on Distributed Systems and New Technologies (NOTERE'2011), Paris, France, May 2011.

