# MIPS Reference Data

(	

(1)

	110	101	chec Data	_	
CORE INSTRUCTI	ON SE	T			OPCODE
		FOR-			/ FUNCT
NAME, MNEMO	NIC	MAT	- (		(Hex)
Add	add	R	R[rd] = R[rs] + R[rt]	(1)	0 / 20 <sub>hex</sub>
Add Immediate	addi	I	R[rt] = R[rs] + SignExtImm	(1,2)	8 <sub>hex</sub>
Add Imm. Unsigned	addiu	Ι	R[rt] = R[rs] + SignExtImm	(2)	$9_{\text{hex}}$
Add Unsigned	addu	R	R[rd] = R[rs] + R[rt]		$0/21_{hex}$
And	and	R	R[rd] = R[rs] & R[rt]		$0/24_{hex}$
And Immediate	andi	I	R[rt] = R[rs] & ZeroExtImm	(3)	$c_{\text{hex}}$
Branch On Equal	beq	I	if(R[rs]==R[rt]) PC=PC+4+BranchAddr	(4)	4 <sub>hex</sub>
Branch On Not Equa	bne	I	if(R[rs]!=R[rt]) PC=PC+4+BranchAddr	(4)	5 <sub>hex</sub>
Jump	j	J	PC=JumpAddr	(5)	$2_{\text{hex}}$
Jump And Link	jal	J	R[31]=PC+8;PC=JumpAddr	(5)	$3_{\text{hex}}$
Jump Register	jr	R	PC=R[rs]		$0/08_{hex}$
Load Byte Unsigned	lbu	I	R[rt]={24'b0,M[R[rs] +SignExtImm](7:0)}	(2)	24 <sub>hex</sub>
Load Halfword Unsigned	lhu	I	R[rt]={16'b0,M[R[rs] +SignExtImm](15:0)}	(2)	25 <sub>hex</sub>
Load Linked	11	I	R[rt] = M[R[rs] + SignExtImm]	(2,7)	$30_{\text{hex}}$
Load Upper Imm.	lui	I	$R[rt] = \{imm, 16'b0\}$		$f_{hex}$
Load Word	lw	I	R[rt] = M[R[rs] + SignExtImm]	(2)	$23_{hex}$
Nor	nor	R	$R[rd] = \sim (R[rs] \mid R[rt])$		0 / 27 <sub>hex</sub>
Or	or	R	$R[rd] = R[rs] \mid R[rt]$		0 / 25 <sub>hex</sub>
Or Immediate	ori	I	$R[rt] = R[rs] \mid ZeroExtImm$	(3)	$d_{hex}$
Set Less Than	slt	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0		0 / 2a <sub>hex</sub>
Set Less Than Imm.	slti	I	R[rt] = (R[rs] < SignExtImm)? 1	: 0 (2)	a <sub>hex</sub>
Set Less Than Imm. Unsigned	sltiu	I	R[rt] = (R[rs] < SignExtImm) ? 1:0	(2,6)	$b_{hex}$
Set Less Than Unsig.	sltu	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0	(6)	$0/2b_{hex}$
Shift Left Logical	sll	R	$R[rd] = R[rt] \le shamt$		0 / 00 <sub>hex</sub>
Shift Right Logical	srl	R	R[rd] = R[rt] >> shamt		0 / 02 <sub>hex</sub>
Store Byte	sb	I	M[R[rs]+SignExtImm](7:0) = R[rt](7:0)	(2)	28 <sub>hex</sub>
Store Conditional	sc	I	$\begin{aligned} M[R[rs] + SignExtImm] &= R[rt]; \\ R[rt] &= (atomic) ? 1 : 0 \end{aligned}$	(2,7)	38 <sub>hex</sub>
Store Halfword	sh	I	M[R[rs]+SignExtImm](15:0) = R[rt](15:0)	(2)	29 <sub>hex</sub>
Store Word	SW	I	M[R[rs]+SignExtImm] = R[rt]	(2)	$2b_{hex}$
		_			

- (1) May cause overflow exception
- (2) SignExtImm = { 16{immediate[15]}, immediate }
- (3)  $ZeroExtImm = \{ 16\{1b'0\}, immediate \}$

 $R ext{ } R[rd] = R[rs] - R[rt]$ 

R R[rd] = R[rs] - R[rt]

- (4) BranchAddr = { 14{immediate[15]}, immediate, 2'b0 } (5) JumpAddr = { PC+4[31:28], address, 2'b0 }
- (6) Operands considered unsigned numbers (vs. 2's comp.)
- (7) Atomic test&set pair; R[rt] = 1 if pair atomic, 0 if not atomic

## **BASIC INSTRUCTION FORMATS**

subu

Subtract Unsigned

R	opcode	rs	rt	rd	shamt	funct
	31 26	25 21	20 16	15 11	10 6	5
I	opcode	rs	rt		immediate	
	31 26	25 21	20 16	15		
J	opcode			address		
	31 26	25				

### ARITHMETIC CORE INSTRUCTION SET

		$\mathcal{O}_{j}$	FMT/FT
	FOR	-	/ FUNCT
NAME, MNEMONIO	C MAT	OPERATION	(Hex)
Branch On FP True bc		if(FPcond)PC=PC+4+BranchAddr (4)	11/8/1/
Branch On FP False bo	1f FI	if(!FPcond)PC=PC+4+BranchAddr(4)	11/8/0/
Divide di	Lv R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt]	0//-1a
Divide Unsigned di	vu R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt]  (6)	0//-1b
FP Add Single add	i.s FR	F[fd] = F[fs] + F[ft]	11/10//0
FP Add	d.d FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} +$	11/11//0
Double		$\{F[ft],F[ft+1]\}$	11/11//0
FP Compare Single c.x	.s* FR	FPcond = (F[fs] op F[ft]) ? 1 : 0	11/10//y
FP Compare	.d* FR	$FPcond = (\{F[fs], F[fs+1]\} op$	11/11//v
Double	110	$\{F[ft],F[ft+1]\}\)?1:0$	11/11/ /y
		==, <, or <=) ( y is 32, 3c, or 3e)	11/10/ /2
	.s FK	F[fd] = F[fs] / F[ft]	11/10//3
FP Divide	d FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} /$	11/11//3
Double FP Multiply Single mul	.s FR	{F[ft],F[ft+1]}	11/10//2
FP Multiply		F[fd] = F[fs] * F[ft]	11/10//2
Double mul	.d FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} * {F[ft],F[ft+1]}$	11/11//2
FP Subtract Single sub	s.s FR	{[ft]=F[fs] - F[ft]	11/10//1
FP Subtract		$\{F[fd],F[fd+1]\} = \{F[fs],F[fs+1]\} -$	
Double sub	o.d FR	{F[ft],F[ft+1]}	11/11//1
	c1 <b>I</b>	F[rt]=M[R[rs]+SignExtImm]  (2)	31//
Load FP		$F[rt]=M[R[rs]+SignExtImm]; \qquad (2)$	
Double	c1 I	F[rt+1]=M[R[rs]+SignExtImm+4]	35//
Move From Hi mf	hi R	R[rd] = Hi	0 ///10
Move From Lo mf	lo R	R[rd] = Lo	0 ///12
Move From Control mf	c0 R	R[rd] = CR[rs]	10 /0//0
Multiply mu	lt R	$\{Hi,Lo\} = R[rs] * R[rt]$	0//-18
Multiply Unsigned mul	tu R	$\{Hi,Lo\} = R[rs] * R[rt] $ (6)	0///19
Shift Right Arith. sa	a R	R[rd] = R[rt] >>> shamt	0//-3
Store FP Single sw	c1 I	M[R[rs]+SignExtImm] = F[rt] (2)	39//
Store FP	_1 T	M[R[rs]+SignExtImm] = F[rt]; (2)	3d//
Double	c1 I	M[R[rs]+SignExtImm+4] = F[rt+1]	3u//

(2) OPCODE

### FLOATING-POINT INSTRUCTION FORMATS

FR	opcode	fmt	ft	fs	fd	funct
	31 26	25 21	20 16	15 11	10 6	5 0
FI	opcode	fmt	ft		immediate	;
	31 26	25 21	20 16	15		0

### **PSEUDOINSTRUCTION SET**

NAME	MNEMONIC	OPERATION
Branch Less Than	blt	$if(R[rs] \le R[rt]) PC = Label$
Branch Greater Than		if(R[rs]>R[rt]) PC = Label
Branch Less Than or Equal	ble	$if(R[rs] \le R[rt]) PC = Label$
Branch Greater Than or Equal	l bge	$if(R[rs] \ge R[rt]) PC = Label$
Load Immediate	li	R[rd] = immediate
Move	move	R[rd] = R[rs]

### REGISTER NAME, NUMBER, USE, CALL CONVENTION

NAME	NUMBER	USE	PRESERVEDACROSS
INAIVIE	NUMBER	USE	A CALL?
\$zero	0	The Constant Value 0	N.A.
\$at	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	Yes

(1)  $0/22_{hex}$ 

0 / 23<sub>hex</sub>

0000	.EC DAC	- 00111/55			0V##D			(3)	
	(1) MIPS	CONVER	SION, A	SCII				Поко	ASCII
		(2) MIPS	D:	Deci-		ASCII	Deci-		
opcode	funct	funct	Binary	mal	deci-	Char-	mal	deci-	Char-
(31:26)	(5:0)	(5:0)	00 0000	0	mal 0	acter NUL	64	mal 40	acter
(1)	sll	add. $f$	00 0000	1	1	SOH	65	41	@ A
4	srl	mul.f	00 0001	2	2	STX	66	42	В
j jal	sra	div.f	00 0010	3	3	ETX	67	43	C
beq	sllv	sqrt.f	00 0110	4	4	EOT	68	44	D
bne	SILV	abs.f	00 0101	5	5	ENQ	69	45	Ē
blez	srlv	mov.f	00 0110	6	6	ACK	70	46	F
bgtz	srav	$\operatorname{neg} f$	00 0111	7	7	BEL	71	47	G
addi	jr	11099	00 1000	8	8	BS	72	48	H
addiu	jalr		00 1001	9	9	HT	73	49	I
slti	movz		00 1010	10	a	LF	74	4a	J
sltiu	movn		00 1011	11	b	VT	75	4b	K
andi	syscall	round.w.f	00 1100	12	c	FF	76	4c	L
ori	break	trunc.w.f	00 1101	13	d	CR	77	4d	M
xori		ceil.w.f	00 1110	14	e	SO	78	4e	N
lui	sync	floor.w.f	00 1111	15	f	SI	79	4f	O
	mfhi		01 0000	16	10	DLE	80	50	P
(2)	mthi		01 0001	17	11	DC1	81	51	Q
	mflo	movz.f	01 0010	18	12	DC2	82	52	Ŕ
	mtlo	movn.f	01 0011	19	13	DC3	83	53	S
			01 0100	20	14	DC4	84	54	T
			01 0101	21	15	NAK	85	55	U
			01 0110	22	16	SYN	86	56	V
			01 0111	23	17	ETB	87	57	W
	mult		01 1000	24	18	CAN	88	58	X
	multu		01 1001	25	19	EM	89	59	Y
	div		01 1010	26	1a	SUB	90	5a	Z
	divu		01 1011	27	1b	ESC	91	5b	[
			01 1100	28	1c	FS	92	5c	/
			01 1101	29	1d	GS	93	5d	]
			01 1110	30	1e	RS	94	5e	^
			01 1111	31	1f	US	95	5f	
lb	add	cvt.s.f	10 0000	32	20	Space	96	60	,
lh	addu	$\operatorname{cvt.d} f$	10 0001	33	21	!	97	61	a
lwl	sub		10 0010	34	22	"	98	62	ь
lw	subu		10 0011	35	23	#	99	63	С
lbu	and	cvt.w.f	10 0100	36	24	\$	100	64	d
lhu	or		10 0101	37	25	%	101	65	e
lwr	xor		10 0110	38	26	&	102	66	f
	nor		10 0111	39	27		103	67	g
sb			10 1000	40	28	(	104	68	h
sh			10 1001	41	29	) *	105	69	i
swl	slt		10 1010	42	2a		106	6a	j
SW	sltu		10 1011	43	2b	+	107	6b	k
			10 1100	44	2c	,	108	6c	1
			10 1101	45	2d	-	109	6d	m
swr,			10 1110	46	2e	,	110	6e	n
cache			10 1111	47	2f 30		111	6f 70	0
11	tge	c.f.f	11 0000	48 49	31	0 1	112	70 71	p
lwc1	tgeu	c.un.f	11 0001	50	31	2	113	72	q
lwc2	tlt tlt	c.eq.f	11 0010	51	33	3		73	r
pref	tltu	c.ueq.f	11 0011	52	34	4	115	74	s t
ldc1	teq	c.olt.f	11 0100	53	35	5	117	75	u
Taci		c.ult.f	11 0101	53	26	5	110	76	u

(1) opcode(31:26) == 0 (2) opcode(31:26) ==  $17_{\text{ten}} (11_{\text{hex}})$ ; if fmt(25:21)== $16_{\text{ten}} (10_{\text{hex}}) f$  = s (single); if fmt(25:21)== $17_{\text{ten}} (11_{\text{hex}}) f$  = d (double)

11 0110

11 0111

11 1000

11 1001

11 1010

11 1011

11 1100

11 1101

11 1110

11 1111

54

55 37 7

56 38 8 120

57 39 9 121

58

59 3b

60 3c

61

62 3e

36 6

3a

3d

c.ole.

c.ule.

c.ngle.f

c.seq.f

c.ngl./

c.nge.f

c.ngt.f

c.lt.f

c.le.f

c.sf.f

ldc2

sc

swc1

swc2

sdc1

sdc2

## IEEE 754 FLOATING-POINT STANDARD

(3)

(-1)<sup>S</sup> × (1 + Fraction) × 2<sup>(Exponent - Bias)</sup> where Single Precision Bias = 127, Double Precision Bias = 1023.


# IEEE Single Precision and Double Precision Formats:

| EEEE 754 Symbols | Exponent | Fraction | Object | 0 |  $\pm$  0 |  $\pm$  0 |  $\pm$  0 | Denorm | 1 to MAX - 1 | anything  $\pm$  Fl. Pt. Num. | MAX | 0 |  $\pm \infty$  | MAX |  $\neq$  0 | NaN | S.P. MAX = 255, D.P. MAX = 2047

 S
 Exponent
 Fraction

 31
 30
 23
 22

 S
 Exponent
 Fraction



### DATA ALIGNMENT

	Double Word									
	Wo	ord			W	ord				
Halfv	alfword Halfword		Hal	fword	Half	word				
Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte			
0	1	2	3	4	5	6	7			

Value of three least significant bits of byte address (Big Endian)

### **EXCEPTION CONTROL REGISTERS: CAUSE AND STATUS**

B	Interrupt Mask		Ex.	ception Code	
31	15	8	6		2
	Pending			U	ΕI
	Interrupt			M	L E
	15	8		4	1 0

BD = Branch Delay, UM = User Mode, EL = Exception Level, IE =Interrupt Enable

### **EXCEPTION CODES**

Name	Cause of Exception	Number	Name	Cause of Exception
Int	Interrupt (hardware)	9	Bp	Breakpoint Exception
Adei	Address Error Exception	10	DI	Reserved Instruction
Auel	(load or instruction fetch)	10	KI	Exception
AJEC	Adec Address Error Exception 11		CnII	Coprocessor
Auls	(store)	11	СрС	Unimplemented
IDE	Bus Error on	12	Ov	Arithmetic Overflow
IDE	Instruction Fetch	12	Ov	Exception
DDE	Bus Error on		T.	Trap
DDE	Load or Store	13	11	пар
Sys	Syscall Exception	15	FPE	Floating Point Exception
	Int AdEL AdES IBE DBE	Int Interrupt (hardware) AdEL Address Error Exception (load or instruction fetch) Address Error Exception (store) Bus Error on Instruction Fetch DBE Bus Error on Load or Store	Int	Int         Interrupt (hardware)         9         Bp           AdEL Address Error Exception (load or instruction fetch)         10         RI           AdES Address Error Exception (store)         11         CpU           IBE Bus Error on Instruction Fetch         12         Ov           DBE Bus Error on Load or Store         13         Tr

### SIZE PREFIXES (10<sup>x</sup> for Disk, Communication; 2<sup>x</sup> for Memory)

•	TELLIALO (10 101 DISK, COMMINGHICATION, 2 101 MCMOTY)											
		PRE-		PRE-		PRE-		PRE-				
	SIZE	FIX	SIZE	FIX	SIZE	FIX	SIZE	FIX				
	$10^3, 2^{10}$	Kilo-	$10^{15}, 2^{50}$	Peta-	10-3	milli-	10 <sup>-15</sup>	femto-				
	$10^6, 2^{20}$	Mega-	$10^{18}, 2^{60}$	Exa-	10-6	micro-	10 <sup>-18</sup>	atto-				
	$10^9, 2^{30}$	Giga-	$10^{21}, 2^{70}$	Zetta-	10 <sup>-9</sup>	nano-	10-21	zepto-				
	$10^{12}, 2^{40}$	Tera-	10 <sup>24</sup> , 2 <sup>80</sup>	Yotta-	10-12	pico-	10-24	yocto-				

The symbol for each prefix is just its first letter, except  $\mu$  is used for micro.

118

119

122

123

124

125

126

127

76

77

78

79

7a

7b

7c

7d

7e

w

Х

y

DEL