

# R1-2 FPGA Implementation of a DPU-Based **Facial Expression Recognition System**



Takuto Ando†, Yusuke Inoue ‡

National Institute of Technology, Oita College, Advanced Course, Electrical, Electronics Information Engineering Major † National Institute of Technology, Oita College, Department of Information Engineering \$\frac{1}{2}\$ aes2301@oita.kosen-ac.jp<sup>†</sup> y-inoue@oita-ct.ac.jp<sup>‡</sup>

# INTRODUCTION

## Facial Expression Recognition

- Facial expressions are effective in communication
- DNN-based facial expression identification technology is applied to robots











Disgust Anger

Happy

Sadness

Classification is possible on the basis of expression classes


#### **Problems with Previous Work**

- Cascade detectors <u>cannot adapt</u> to changes in head angle and lighting conditions
- DNN based face detection consumes additional FPGA resources

# **Objectives**

- Implement the system with real-world applications using DNN-based inference
- Use hardware resources efficiently by DPU


# **METHODS & RESULTS**



#### Processing Flow Dedicated hardware to accelerate inference of DNN Select an architecture from B512 to B4096 for each application → Our system adopted the B512 Model ace detection Face detection: YOLOv2 tinv · Lightweight model · Train dataset : The FDDB Dataset al Expression : CNN Model Lightweight model Train dataset : FER-2013 Dataset Adaptive quantization to run on DF

# Experiments and Results

- Verify the effectiveness of offloading to DPU in our system
- FD and FER are evaluated in terms of latency and recognition accuracy



# **DISSCUTIONS**

FPGA resource consumption is higher than in previous work. BUT two DNN inferences can be run.



# CONCLUSIONS

- We implemented a stand-alone DPU based facial expression recognition system on SoC FPGA
- Face detection accuracy was improved 1.46x, and the latency was reduced 6.08×
- Configuration using the same DPU achieves better results than the previous work while restraining the increase in the circuit area