




Title			
Size A	Number		Revision
Date:	7/20/2026	Sheet of	
File:	D:\Fiverr\..\ATE_Safety.SchDoc	Drawn By:	




Title		
Size: B	Number	Revision
Date: 7/20/2026		Sheet of
File: D:\Fiverr\..\BoardSupply.SchDoc		Drawn By:


U14
SDINBDA4-64G
U?C
EMMCIO_1V8
RK3588
C203
2.2μF
C204
10pF
This cap should be placed close to the Pin M6 <400mil
R75
RT0201BRE0710KL
R76
10k
R77
RT0201BRE0710KL
R78
22
R79
47.5k
C195
C196
C197
C198
C199
C200
C201
C202
100nF
VCC_3V3_S3
VCC_1V8_S3
VCCQ
GND
EMMC_VCC
EMMC_CLK
EMMC_CLKOUT
EMMC_CMD
EMMC_DATA_STROBE
EMMC_RSTn
EMMC_D0
EMMC_D1
EMMC_D2
EMMC_D3
EMMC_D4
EMMC_D5
EMMC_D6
EMMC_D7
EMMC_CMD/FSPI_CLK
EMMC_D0/FSPI_D0
EMMC_D1/FSPI_D1
EMMC_D2/FSPI_D2
EMMC_D3/FSPI_D3
SPI _NOR[3B]
SPI _NOR[2B]
FSPI_D0_M0
FSPI_D1_M0
FSPI_D2_M0
FSPI_D3_M0
FSPI_CS0N_M0
FSPI_CLK_M0
Title
Size
B
Number
Revision
Date: 7/20/2026
File: D:\Fiverr\..\EMMC.SchDoc
Sheet of
Drawn By:


15V-56V in, 12V@4A (5A)




SW3 selects J19 or J23 as power source





5V@1.2A (2A)




2V5@25mA










Title		
Size A3	Number	Revision
Date: 7/20/2026		Sheet of
File: D:\Fiverr\..\LAN_Supply.SchDoc		Drawn By:



U6A LAN9696RED-V/3KW
PCIe
PCIE_RX_P
PCIE_RX_N
PCIE_TX_P
PCIE_TX_N
PCIE_CLK_C_P
PCIE_CLK_C_N
REFCLKPCIE_P
REFCLKPCIE_N
CK_LAN_P
CK_LAN_N
REFCLK0_P
REFCLK0_N
REFCLK1
REFCLK_SEL
QSPI
SI_D0
SI_D1
SI_D2
SI_D3
SI_CLK
SI_nCS0
U7 SST26WF016B
SI/SIO0
SO/SIO1
WP/SIO2
HOLD/SIO3
SCK
CE
VDD
VSS
JTAG_TCK
JTAG_TDI
JTAG_TDO
JTAG_TMS
JTAG_nTRST
JTAG_SEL
JTAG_CPU_nRST
nRESET
THERMDA
THERMDC
RESERVED_5
RESERVED_6
RESERVED_7
VCORE_0
VCORE_1
VCORE_2
VCORE_3
J2 THERMD
HDR-2.54 Male 1x2
DNP
TP1
SW1
SIP-4 SPST
Boot Mode
Strapping
REFCLK_SEL=1: Differential
JTAG_SEL=1: CPU tap
J3
FTSH-105-01-F-DV-007-K-P-TR
DEBUG
J4
DNP
U6B LAN9696RED-V/3KW
GPIO
Low speed
RGMII
U6C LAN9696RED-V/3KW
10G / QSGMII / USXGMII
10G / QSGMII / 10USXGMII
10G / USXGMII
U8B LAN9696RED-V/3KW
EMMC_CMD
EMMC_CLK
EMMC_D0
EMMC_D1
EMMC_D2
EMMC_D3
EMMC_D4
EMMC_D5
EMMC_D6
EMMC_D7
EMMC_RSTn
PWM
TACH
SER_C0
FC1_RXD
FC1_TXD
GN= "RUN", YEL="RESET"
D2 GREEN, YELLOW
U6D LAN9696RED-V/3KW
DDR4 / DDR3L
eMMC Application Memory
U15
IS21ES04G-JQLI
VDDI is internal node. Do not connect to supply
Title
Size A2
Number
Revision
Date: 7/20/2026
Sheet of
File: D:\Fiverr\...\LAN9696.SchDoc
Drawn By:





Power supplies:
0.9V 6.7A : LAN9698 VDD(5A)+VDDHS(1.6A)+VDDHV(0.1A)
1.2V 0.5A : LAN9698 VDDIODDR(0.2A)+DDR VDDQ(0.3A)
1.8V 1.7A : LAN9698 VDDH(0.3A)+VDDIO(0.5A)+ZL30732(0.5A)+Other(0.4A)








LPDDR4_EDA[1C]
DDR_RESET
RESET_n
VDD2_DDR
U?
10kΩ
ODT_CA_A
ODT_CA_B
VDDQ_DRAM
R?
240Ω
ZQ0
ZQ1
DDR_CH1_LP4/4X_CS0_C
DDR_CH1_LP4/4X_CS0_D
DDR_CH1_LP4/4X_CS1_C
DDR_CH1_LP4/4X_CS1_D
CS0_A
CS0_B
CS1_A
CS1_B
DDR_CH1_DM0_C
DDR_CH1_DM0_D
DDR_CH1_DM1_C
DDR_CH1_DM1_D
DMI0_A
DMI0_B
DMI1_A
DMI1_B
NC
CKE0_A
CKE0_B
CKE1_A
CKE1_B
CK_c_A
CK_c_B
CK_t_A
CK_t_B
CA0_A
CA0_B
CA1_A
CA1_B
CA2_A
CA2_B
CA3_A
CA3_B
CA4_A
CA4_B
CA5_A
CA5_B
DQ0_A
DQ0_B
DQ1_A
DQ1_B
DQ2_A
DQ2_B
DQ3_A
DQ3_B
DQ4_A
DQ4_B
DQ5_A
DQ5_B
DQ6_A
DQ6_B
DQ7_A
DQ7_B
DQ8_A
DQ8_B
DQ9_A
DQ9_B
DQ10_A
DQ10_B
DQ11_A
DQ11_B
DQ12_A
DQ12_B
DQ13_A
DQ13_B
DQ14_A
DQ14_B
DQ15_A
DQ15_B
DQS0_c_A
DQS0_c_B
DQS0_t_A
DQS0_t_B
DQS1_c_A
DQS1_c_B
DQS1_t_A
DQS1_t_B
DDR_CH1_DQ0_C
DDR_CH1_DQ0_D
DDR_CH1_DQ1_C
DDR_CH1_DQ1_D
DDR_CH1_DQ2_C
DDR_CH1_DQ2_D
DDR_CH1_DQ3_C
DDR_CH1_DQ3_D
DDR_CH1_DQ4_C
DDR_CH1_DQ4_D
DDR_CH1_DQ5_C
DDR_CH1_DQ5_D
DDR_CH1_DQ6_C
DDR_CH1_DQ6_D
DDR_CH1_DQ7_C
DDR_CH1_DQ7_D
DDR_CH1_DQ8_C
DDR_CH1_DQ8_D
DDR_CH1_DQ9_C
DDR_CH1_DQ9_D
DDR_CH1_DQ10_C
DDR_CH1_DQ10_D
DDR_CH1_DQ11_C
DDR_CH1_DQ11_D
DDR_CH1_DQ12_C
DDR_CH1_DQ12_D
DDR_CH1_DQ13_C
DDR_CH1_DQ13_D
DDR_CH1_DQ14_C
DDR_CH1_DQ14_D
DDR_CH1_DQ15_C
DDR_CH1_DQ15_D
DDR_CH1_DQS0N_C
DDR_CH1_DQS0N_D
DDR_CH1_DQS0P_C
DDR_CH1_DQS0P_D
DDR_CH1_DQS1N_C
DDR_CH1_DQS1N_D
DDR_CH1_DQS1P_C
DDR_CH1_DQS1P_D
U7
VDD1_1V8_DDR
VDD2_DDR
VDDQ_DRAM
100nF
10uF
1uF
22uF
Title
Size
C
Number
Revision
Date:
7/20/2026
Sheet of
File:
D:\Fiverr\..\LPDDR4_EDA.SchDoc
Drawn By:



U1U
U1E
U1F
U1M
U1H
U1N
U1P
U1Q
U1G
U1J
U1K
U1R
U1T
U1S
DON'T NEED IN CURRENT VERSION
DON'T NEED IN CURRENT VERSION
DON'T NEED IN CURRENT VERSION




Title			
Size: C	Number		Revision
Date: 7/20/2026		Sheet of	
File: D:\Fiverr\...\rk3588_LPDDR4.SchDoc		Drawn By:	


U3W
U3AC
U3AB
U3Y
U2N
U2AD
U3U
U3V
VDD_CPU_LIT
VDD_CPU_BIG
VDD_VDENC
VDD_VDENC_1
VDD_NPU
VDD_NPU_1
VDD_LOGIC
VDD_LOGIC_1
GND
RK3588
Title
Size
D
Number
Revision
Date: 7/25/2025
File: D:\Project...RK3588_Power\.SchDoc
Sheet of
Drawn By:


Note:
TYPEC0_USB20_OTG:
DP/DM:Must used for download
ID:According to demand,if not used,Leave floating
VBUSDET:Must provide
REXT:200ohm 1% resistor must be connected externally
Power: Must supply power
TYPEC1_USB20_OTG:
If not used:
DP/DM:Leave floating
ID:Leave floating
VBUSDET:Leave floating
REXT:Leave floating
USB20_HOST0/USB20_HOST1:
If not used:
DP/DM:Leave floating
REXT:Leave floating
Note:
The USB20_VBUSDET pin internal has a pull-down resistance(40K ohm) to ground,The resistance creates a voltage with the external series 30K ohm resistor.The VBUSDETpin voltage range <=3.3V.
U?K
RK3588
USB20_DVDD_0V75
USB20_AVDD_1V8
USB20_AVDD_3V3
USB20_HOST0_REXT
USB20_HOST0_DP
USB20_HOST0_DM
USB20_HOST1_REXT
USB20_HOST1_DP
USB20_HOST1_DM
TYPEC0_USB20_VBUSDET
TYPEC1_USB20_OTG1_REXT
TYPEC0_USB20_OTG_ID
TYPEC0_USB20_OTG_DP
TYPEC0_USB20_OTG_DM
TYPEC1_USB20_VBUSDET
TYPEC0_USB20_OTG0_REXT
TYPEC1_USB20_OTG_ID
TYPEC1_USB20_OTG_DP
TYPEC1_USB20_OTG_DM
VDD_0V75_S0
VCCA_1V8_S0
VCCA_3V3_S0
100nf/0201
200R/0201
GND
RK3588_USB2.0_USB3.0[4C]
TYPEC0_OTG_DP
TYPEC0_OTG_DM
U?O
Port
TYPEC0_DP0_REXT
TYPEC1_DP1_REXT
TYPEC0_SSRX1P/DP0_TX0P
TYPEC0_SSRX1N/DP0_TX0N
TYPEC0_SSTX1P/DP0_TX1P
TYPEC0_SSTX1N/DP0_TX1N
TYPEC0_SSRX2P/DP0_TX2P
TYPEC0_SSRX2N/DP0_TX2N
TYPEC0_SSTX2P/DP0_TX3P
TYPEC0_SSTX2N/DP0_TX3N
TYPEC0_SBU1/DP0_AUXP
TYPEC0_SBU2/DP0_AUXN
TYPEC1_SSRX1P/DP1_TX0P
TYPEC1_SSRX1N/DP1_TX0N
TYPEC1_SSTX1P/DP1_TX1P
TYPEC1_SSTX1N/DP1_TX1N
TYPEC1_SSRX2P/DP1_TX2P
TYPEC1_SSRX2N/DP1_TX2N
TYPEC1_SSTX2P/DP1_TX3P
TYPEC1_SSTX2N/DP1_TX3N
TYPEC1_SBU1/DP1_AUXP
TYPEC1_SBU2/DP1_AUXN
8.2K/0201
1uf/0201
RK3588_USB2.0_USB3.0[1B]
RK3588_USB2.0_USB3.0[1C]
2R2/0402
MCZ1210AH900L2TA0G
J?
692122030100
VBUS
D-
D+
StdA_SSRX-
StdA_SSRX+
StdA_SSTX-
StdA_SSTX+
GND_DRAIN
GND
Shell
Title
Size
B
Number
Revision
Date:
7/20/2026
Sheet of
File:
D:\Fiverr\..\RK3588_USB2.0_USB3.0.SchDoc
Drawn By:


VCC4V0_SYS
VCC10
C6 22µF
GND
VCC_1V8_S3_PLDO6
VCC1V8_PMU_DDR_S3
R4 0
R5 0
VCC_1V8_S3
L4 470nH
PMIC_SW10
C21
C22
VOUT10
VCC4V0_SYS
VCC5
C16 22µF
PMIC_SW5
L2 220nH
C8 1µF
R2 100
VOUT5
VDD_DDR_S0
C11 10µF
C9
C10
VDD_DDR_S0
VCC4V0_SYS
VCC6
C17 22µF
PMIC_SW6
L3 220nH
VOUT6
C12 1µF
R3 120k
PMIC_FB6
R6 100k
C13 10µF
C14
C15
VDD2_DDR_S3
VCC4V0_SYS
VCC1
C7 22µF
PMIC_SW1
L1 220nH
C1 1µF
R1 100
VOUT1
VDD_GPIO_S0
C2 47µF
C3 47µF
C4
C5
VDD_GPU_S0
VCC4V0_SYS
VCC2
C25 22µF
PMIC_SW2
L5 220nH
C18 1µF
R7 100
VOUT2
VDD_CPU_LIT_S0
C19 47µF
C20 47µF
C23
C24
VDD_CPU_LIT_S0
VCC4V0_SYS
VCC8
C33 22µF
VCC_3V3_S3
C31
C32
L7 470nH
PMIC_SW8
VOUT8
VCC4V0_SYS
D2
RF2945-000
VCC4V0_SYS
VCC9
C34 22µF
PMIC_SW9
L6 220nH
VOUT9
C26 1µF
R8
PMIC_FB9
R10 100k
C27 47µF
C28 10µF
C29
C30
VDDQ_DDR_S0
VCC4V0_SYS
VCC3
C40 22µF
PMIC_SW3
L8 220nH
C35 1µF
R9 100
VOUT3
VDD_LOG_S0
C36 47µF
C37 47µF
C38
C39
VDD_LOG_S0
0V75
VDD_0V75_S3
NLDO1
C46 2.2µF
0V85
VDD_DDR_PLL_S0
NLDO2
C47 2.2µF
0V75
HDMI_VDDA_0V85_S0
NLDO3
C48 2.2µF
0V85
VDDA_0V85_S0
NLDO4
C49 2.2µF
0V75
VDD_0V75_S0
NLDO5
C50 2.2µF
VCCA_3V3_S0
PLDO4
C53 1µF
VCCIO_SD_S0
PLDO5
C55 1µF
VCC_1V1_NLDO_S3
VCC14
1uF/0201
C3
U2
RESET
PWRON
EXT_EN
CS
MISO
MOSI
CLK/SCL
PWRCRTL1
PWRCRTL2
NLDO1
NLDO2
NLDO3
VCC13
NLDO4
NLDO5
VCC14
PLDO1
PLDO2
PLDO3
VCC11
PLDO4
PLDO5
VCC12
VCC1
VCC1
SW1
VOUT1
FB1
VCC2
VCC2
SW2
VOUT2
FB2
VCCIO
VCCA
VDC
INT
VCC3
SW3
VOUT3
VCC4
SW4
VOUT4
VCC5
SW5
VOUT5
FBS
VCC6
SW6
VOUT6
FB6
VCC7
SW7
VOUT7
VCC8
SW8
VOUT8
VCC9
SW9
VOUT9
FB9
VCC10
SW10
VOUT10
SYNC
SYNC_CLK
EPAD
RK806-1
PMIC_RESET_L
PWRON_L
PMIC_EXT_EN_OUT
PMIC_SPI_CS
PMIC_SPI_MISO
PMIC_SPI_MOSI
PMIC_SPI_CLK
PMIC_PWR_CTRL1
PMIC_PWR_CTRL2
C56 1nF
VCC_1V8_S3_PLDO6
C52 1µF
PMIC_VDC
PMIC_INT_L
VCC3
PMIC_SW3
VOUT3
VCC4
PMIC_SW4
VOUT4
VCC5
PMIC_SW5
VOUT5
VCC6
PMIC_SW6
VOUT6
PMIC_FB6
VCC7
PMIC_SW7
VOUT7
VCC8
PMIC_SW8
VOUT8
VCC9
PMIC_SW9
VOUT9
PMIC_FB9
VCC10
PMIC_SW10
VOUT10
VCC4V0_SYS
C54
C57 1µF
R12 200k
R13 200k
C60 1nF
D1 1N4148WS
PMIC_VDC
VCCA_1V8_S0
1V8
VCC_1V8_S0
1V8
VDDA_1V2_S0
1V2
C63 1µF
C64 1µF
C65 1µF
C62 1µF
C66 1µF
VCC_1V8_S3
R14 10k
R15 10k
PMIC_INT_L
PMIC_RESET_L
VCC4V0_SYS
VCC7
C61 22µF
PMIC_SW7
L10 470nH
VOUT7
VCC_2V0_PLD0_S3
C58
C59
VCC4V0_SYS
VCC4
C51 22µF
PMIC_SW4
L9 220nH
C41 1µF
R11 100
VOUT4
VDD_VDENC_S0
C42 47µF
C43 47µF
C44
C45
VDD_VDENC_S0
Title
Size A2
Number
Revision
Date: 7/20/2026
Sheet of
File: D:\Fiverr\...\RK806-1.SchDoc
Drawn By:



Title		
Size: A	Number	Revision
Date: 7/20/2026		Sheet of
File: D:\Fiverr\..\SPI _NOR.SchDoc		Drawn By: