

```
Half Adder.v
module halfadder(sout,cout,a,b);
output sout,cout;
input a,b;
assign sout=a^b;
assign cout=(a&b);
endmodule
```

Half Adder_TB.v

```
module halfadder_tb; //test batch  
reg ta, tb;  
wire tcout, tsum;  
halfadder u1 (.a(ta), .b(tb), .cout(tcout), .sum(tsum)); //name  
association
```


initial

initial
begin

```
ta = 0; tb = 0;  
#10; ta = 0; tb = 1  
#10;  
ta = 1; tb = 0;  
#10;  
ta = 1; tb = 1;  
#10 $stop;
```

endmodule			
Inputs		Outputs	
A	B	C _{out}	Sum
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	1

Logic Equations



```
Full Adder.v
module fulladder(sout,cout,a,b,cin);
output sout,cout;
input a,b,cin;
assign sout=(a^b^cin);
assign cout=((a&b)|(a&cin)|(b&cin));
endmodule
```

Full Adder TB.v

```
module fulladder_tb;
reg a, b, cin;
wire cout, sum;
fulladder u3(.a(a), .b(b), .cin(cin), .cout(cout), .sum(sum));
initial
begin
```

```


a = 0; b = 0; cin = 0;
#10 a = 0; b = 0; cin = 1;
#10 a = 0; b = 1; cin = 0;
#10; a = 0; b = 1; cin = 1;
#10; a = 1; b = 0; cin = 0;
#10; a = 1; b = 0; cin = 1;
#10; a = 1; b = 1; cin = 0;
#10; a = 1; b = 1; cin = 1;
#10 $stop;

```

```
end  
endmodule
```

Inputs			Outputs	
A	B	C _{in}	C _{out}	Sum
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0

Logic Equations:
 $\text{Sum} = A \oplus B \oplus C_{in}$
 $C_{out} = (A \oplus B) C_{in} + A \& B$



```

Multiply4bits.v
module multiply4bits(pro,a,b);
output [7:0]pro;
input [3:0]a;
input [3:0]b;
assign pro[0]=(a[0] & b[0]);
wire x1,x2,x3,x4,x5,x6,x7,x8,x9,x10,x11,x12,x13,x14,x15,x16,x17
halfadder halfadder1{pro[1],x1,[a[1] & b[1]],(a[0] & b[1])};
fulladder fulladder1{x2,x3,a[1]&b[1],(a[0]&b[2]),x1};
fulladder fulladder2{x4,x5,a[1]&b[2],(a[0]&b[3]),x3};
halfadder halfadder2{x6,x7,a[1]&b[3],x5};
halfadder halfadder3{pro[2],x15,x2,(a[2]&b[0])};
fulladder fulladder4{x14,x16,x6,(a[2]&b[1]),x15};
fulladder fulladder4{x13,x17,x6,(a[2]&b[2]),x16};
fulladder fulladder3{x9,x8,x7,(a[2]&b[3]),x17};
halfadder halfadder4{pro[3],x12,x14,(a[3]&b[0])};
fulladder fulladder8{pro[4],x11,x13,(a[3]&b[1]),x12};
fulladder fulladder7{pro[5],x10,x9,(a[3]&b[2]),x11};
fulladder fulladder6{pro[6],x7,x8,(a[3]&b[3]),x10};
endmodule

Multiply4bits_TB.v
module multiply4bits_tb();
reg [3:0]a;
reg [3:0]b;
wire [7:0]pro;
multiply4bits u1(.a(a), .b(b), .pro(pro));
initial
begin
    a = 4'b0000; b = 4'b0000;
    #10;
    a = 4'b0001; b = 4'b0001;
    #10;
    a = 4'b0010; b = 4'b0010;
    #10;
    a = 4'b0011; b = 4'b0011;
    #10;
    a = 4'b0100; b = 4'b0100;
    #10;
    a = 4'b0101; b = 4'b0101;
    #10;
    a = 4'b0110; b = 4'b0110;
    #10;
    a = 4'b0111; b = 4'b0111;
    #10;
    a = 4'b1000; b = 4'b1000;
    #10;
    a = 4'b1001; b = 4'b1001;
    #10;
    a = 4'b1010; b = 4'b1010;
    #10;
    a = 4'b1011; b = 4'b1011;
    #10;
    a = 4'b1100; b = 4'b1100;
    #10;
    a = 4'b1101; b = 4'b1101;
    #10;
    a = 4'b1110; b = 4'b1110;
    #10;
    a = 4'b1111; b = 4'b1111;
    #10; $stop;

```

Inputs		Outputs
A[3:0]	B[3:0]	Prod[7:0]
0000	0000	00000000
0001	0001	00000001
0010	0010	00000100
0011	0011	00001001
0100	0100	00010000
0101	0101	00011001
0110	0110	00110000
0111	0111	00110001
1000	1000	01000000
1001	1001	01010001
1010	1010	01100100
1011	1011	01110101
1100	1100	10010000
1101	1101	10101001
1110	1110	11000100
1111	1111	11100001

Use Verilog to design a finite state machine to recognize the sequence 0110.

Analysis:

S_idle: does not detect anything


S1: detect 0

S2: detect 01

34. Delete C

Current State	A	Next state	Y
S _{idle}	0	S ₁	0
	1	S _{idle}	0
S ₁	0	S ₁	0
	1	S ₂	0
S ₂	0	S ₁	0
	1	S ₃	0
S ₃	0	S ₄	1
	1	S _{idle}	0
S ₄	0	S ₁	0
	1	S ₂	0

Final Solution State Diagram



```

module fsm_detector(reset, clk, a, y);
input reset, a, clk;
output y;
reg y;
parameter s_0idle = 3'b000, s1=3'b001, s2=3'b010, s3=3'b011, s4=3'b100;
reg [2:0] cs, ns;
always@ (posedge clk or posedge reset)
begin
    if(reset) cs <= s_0idle;
    else cs <= ns;
end
always@ (cs or a)
begin
    case(cs)
        s_0idle: if(a) ns = s_0idle;
        else ns = s1;
        s1: if(a) ns = s2;
        else ns = s1;
        s2: if(a) ns = s3;
        else ns = s1;
        s3: if(~a) ns = s4;
        else ns = s_0idle;
        s4: if(a) ns = s2;
        else ns = s1;
        default: ns = s_0idle;
    endcase
end
always@ (cs or a)
begin
    case(cs)
        s_0idle: y = 0;
        s1: y=0;
        s2: y=0;
        s3: if(~a)=y=1;
        else y=0;
        s4: y=0;
        default: y = 0;
    endcase
end
endmodule

```

```

D-Flip-Flop
module dffa #( reset, clk, load, da, qa);
input reset, clk, load;
input [3:0] da;
output [3:0] qa;
reg [3:0] qa;
always@(posedge clk or posedge reset)
begin
    if (reset)
        qa <= 4'b0000;
    else if (load)
        qa <= da;
end
endmodule
`timescale 1ns / 1ps
module dffa_tb;
    // Inputs
    reg reset;
    reg clk;
    reg load;
    reg [3:0] da;
    // Outputs
    wire [3:0] qa;
    // Instantiate the Unit Under Test (UUT)
    dffa uut (
        .reset(reset),
        .clk(clk),
        .load(load),
        .da(da),
        .qa(qa));

```


```

    );
//continuous 20 sec clk
always
begin
    clk = 1'b1;
#10;
    clk = 1'b0;
#10;
end
initial begin
    // Initialize Inputs
    load = 1'b1;
    da = 1'b1;
    reset = 1'b0;
#20;
    load = 1'b0;
    da = 1'b0;
    reset = 1'b1;
#20;
    load = 1'b0;
    da = 1'b0;
    reset = 1'b0;
#20;
    load = 1'b0;
    da = 1'b1;
    reset = 1'b1;
#20;
    load = 1'b1;
    da = 1'b1;
    reset = 1'b0;
#20
// Wait 100 ns for global reset to finish
$stop;
// Add stimulus here
end
endmodule


```

Complete the waveform for the hardware design below

```
assign temp1 = a & b;
assign c = temp1;
assign d = a | b;
always@(posedge clk)
begin
  <<=d;
end
Solution:
```




Write Verilog Program & TB for this circuit.




```
module program (clk, d, rst, y0);
input clk, d, rst;
output y;
wire m;
assign m = d & (~y);
always@ (posedge clk or negedge rst)
begin
  if(~rst)
    begin
      n <= 0; y <= 0;
    end
  else
    begin
      n <= m; y <= n;
    end
end
endmodule
```

```
module program_tb;
reg clk, d, rst;
wire y;
program uut(clk, d, rst, y);
initial clk = 0;
always #10 clk = ~clk;
initial
begin
  rst = 0; d = 0;
  #16 rst = 1;
  #10 d = 1;
  #30 d = 0;
  #200 $stop;
end
endmodule
```



Describe the following circuit in Verilog.



```
module decoder (e1, e2, e3, a, b, c, y);
input a, b, c, e1, e2, e3;
output [7:0] y;
wire m;
assign m = ~e1 & e2 & e3;
assign y[0] = ~((~c & ~b & ~a) & m);
```

```
assign y[1] = ~((c & ~b & a) & m);
assign y[2] = ~((~c & b & ~a) & m);
assign y[3] = ~((c & b & a) & m);
assign y[4] = ~((c & ~b & ~a) & m);
assign y[5] = ~((c & b & ~a) & m);
assign y[6] = ~((c & b & a) & m);
assign y[7] = ~((c & b & a) & m);
endmodule
```

```
/////////////////////////////
```

```
module decoder_tb;
```

```
reg e1, e2, e3, a, b, c;
wire [7:0] y;
```

```
decoder uut(e1, e2, e3, a, b, c, y);
```

```
initial
```

```
begin
```

```
  {e1, e2, e3} = 3'b111;
```

```
  {c, b, a} = 3,b111;
```

```
  #10 {e1, e2, e3} = 3'b011;
```

```
  {c, b, a} = 3'b000;
```

```
  #10 {c, b, a} = 3'b001;
```

```
  #10 {c, b, a} = 3'b010;
```

```
  #10 {c, b, a} = 3'b011;
```

```
  #10 {c, b, a} = 3'b100;
```

```
  #10 {c, b, a} = 3'b101;
```


```
  #10 {c, b, a} = 3'b110;
```

```
  #10 {c, b, a} = 3'b111;
```

```
  #50 $stop;
```

```
end
```

```
endmodule
```



Design 3-bit Ripple Carry Adder

```
module fulladder(a, b, cin, cout, s);
input a, b, cin;
output cout, s;
assign s = a ^ b ^ cin;
assign cout = ((a&b)&cin) | (a&b);
endmodule
```

```
/////////////////////////////
```

```
module ripplecarryadder3(a, b, cin, cout, s);
input [2:0] a, b;
input cin;
output [2:0] s;
output cout;
wire [1:0] m;
fulladder g1.a(a[0]), .b(b[0]), .cin(cin), .cout(m[0]), .s(s[0]);
fulladder g2.a(a[1]), .b(b[1]), .cin(m[0]), .cout(m[1]), .s(s[1]);
fulladder g3.a(a[2], b[2], m[1], cout, s[2]);
endmodule
```

```
/////////////////////////////
```

```
module ripplecarryadder3_tb;
reg [2:0] a, b;
reg cin;
wire [2:0] s;
wire cout;
ripplecarryadder3 uut(a, b, cin, cout, s);
initial
begin
```

```
  a = 0; b = 0; c = 0;
```

```
  #10 a = 4; b = 5;
```

```
  #10 a = 6; b = 6;
```

```
  #10 a = 0; b = 2; cin = 1;
```


```
  #10 a = 3; b = 3;
```

```
  #10 a = 5; b = 2;
```

```
  #20 $stop;
```

```
end
```

```
endmodule
```




Design 4-bit left shift registers in Verilog with serial data input and serial data output.

```
module shift_L4(clk, din, dout);
input clk, din; output dout;
reg [3:0] q; assign dout = q[3];
always@(posedge clk)
begin
  //q <= {q[2:0], din };
  q[3] <= q[2];
  q[2]<= q[1];
  q[1]<= q[0];
  q[0] <= din;
end
endmodule
```

//Right shift//

```
module shift_R4(clk, din, dout);
input clk, din;
output dout;
reg [3:0] q;
assign dout = q[0];
always@(posedge clk)
begin
  q <= { din, q[3:1] };
end
endmodule
```

Design the following finite state machine (mealy)



```
module fsm(clk, reset, a, y);
```

```
input clk, reset, a;
```

```
output y; reg y;
```

```
parameter s0 = 2'b00, s1=2'b01, s2=2'b10;
```

```
reg [1:0] cs, ns;
```

```
always@ (posedge clk or posedge reset)
```

```
begin
```

```
  if(reset) cs <= s0;
```

```
  else cs <= ns;
```

```
end
```

```
always@ (cs or a)
```

```
begin
```

```
  case(cs) s0: if(a) ns = s1;
```

```
  else ns = s0; s1: if(~a) ns = s2;
```

```
  else ns = s0; s2: if(a) ns = s2;
```

```
  else ns = s1; default: ns = s0;
```

```
endcase
```

```
end
```

```
always@ (cs or a)
```

```
begin
```

```
  case(cs) s0: y = 0;
```

```
  s1: if(a) y = 1; else y = 0;
```

```
  s2: y = 1;
```


```
  default: y = 0;
```

```
endcase
```

```
end
```

```
endmodule
```

Design the following finite state machine (moore)



```
module fsm ( clk, reset, a, y );
```

```
input clk, reset, a;
```

```
output [1:0] y;
```

```
reg [1:0] y;
```

```
parameter s0 = 3'b000, s1=3'b001, s2=3'b010, s3=3'b011,
```

```
s4=3'b100; reg [2:0] cs, ns;
```

```
always@ (posedge clk or negedge reset)
```

```
begin
```

```
  if(~reset) cs <= s0;
```

```
  else cs <= ns;
```

```
end
```

```
always@ (cs or a)
```

```
begin
```

```
  case(cs) s0: if(a) ns = s1;
```

```
  else ns = s0; s1: if(~a) ns = s2;
```

```
  else ns = s0; s2: if(a) ns = s3;
```

```
  else ns = s0; s3: if(a) ns = s4;
```

```
  else ns = s2; s4: if(a) ns = s1;
```

```
  else default:
```

```
endcase
```

```
end
```

```
always@ (cs)
```

```
begin
```

```
  ns = s2; ns = s0;
```

```
  case(cs)
```

```
  s0: y = 2'b00;
```

```
  s1: y = 2'b11;
```

```
  s2: y = 2'b01;
```

```
  s3: y = 2'b11;
```

```
  s4: y = 2'b10;
```

```
  default: y = 2'b00;
```


```
endcase
```

```
end
```

```
endmodule
```

Design the following finite state machine (moore)

<pre>process(a, b, sel) begin if (sel = '1') then c <= a; else c <= b; end if; end process;</pre>	<p>Draw the synthesized schematic for the VHDL code.</p> <p>Solution:</p>	<pre>process(clock) begin if (rising_edge(clock)) then if(sel = '1') then c <= a; else c <= b; end if; end if; end process;</pre>	<p>Draw the synthesized schematic for the VHDL code.</p> <p>Solution:</p>	<p>Left Shift Register</p> <pre>library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD.LOGIC_UNSIGNED.ALL; use IEEE.STD.LOGIC_ARITH.ALL; entity leftshiftregister is Port (clk : STD_LOGIC; rst : STD_LOGIC; random_sequence : out STD_LOGIC_VECTOR (3 downto 0)); end leftshiftregister; architecture Behavioral of leftshiftregister is begin signal d1f: std_logic; signal d2f: std_logic; signal d3f: std_logic; signal d4f: std_logic; begin process(clk, rst) begin if(rst = '1') then d1f <= '1'; d2f <= '0'; d3f <= '1'; d4f <= '1'; elsif rising_edge(clk) then d4f <= d3f; d3f <= d2f; d2f <= d1f xor d4f; d1f <= d4f; end if; end process; random_sequence <= (df4, df3, df2, df1); end Behavioral;</pre>
<pre>process (a , b , sel) begin case (sel) is when '0'=> c <= ~b; when '1' => c <= a; end case; end process;</pre>	<p>Draw the synthesized schematic for the VHDL code.</p> <p>Solution:</p>	<pre>process (clock) begin if (rising_edge(clock)) then m1 <= din; m2 <= m1; m3 <= m2; end if; end process;</pre>	<p>Draw the synthesized schematic for the VHDL code.</p> <p>Solution:</p>	<p>8-bit Shift-Left Register with Positive-Edge Clock, Asynchronous Parallel Load, Serial In, and Parallel Out</p> <pre>library ieee; use ieee.std_logic_1164.all; entity shift_left_register is port(C, SI, ALOAD : in std_logic; D : in std_logic_vector(7 downto 0); PO : out std_logic_vector(7 downto 0)); end shift_left_register; architecture archi of shift_left_register is signal tmp: std_logic_vector(7 downto 0); begin begin if(ALOAD='1') then tmp <= SI; elsif(C'event and C='1') then tmp <= tmp(6 downto 0) & SI; end if; process; begin PO <= tmp; end process; end; end architecture;</pre>
<pre>process ((sl , s0 , a , b , c) begin if (sl ='1') then d <= a; elsif(s0 ='0') then d <= b; else d <= c; end if; end process;</pre>	<p>Draw the synthesized schematic for the VHDL code.</p> <p>Solution:</p>	<p>Test bench for Left shift Register</p> <pre>LIBRARY ieee; USE ieee.std_logic_1164.ALL; ENTITY leftshiftregister_tb IS END leftshiftregister_tb; ARCHITECTURE behavior OF leftshiftregister_tb IS -- Component Declaration for the Unit Under Test (UUT) COMPONENT leftshiftregister PORT(clk : IN std_logic; rst : IN std_logic; random_sequence : OUT std_logic_vector(3 downto 0)); END COMPONENT; --Inputs signal clk : std_logic := '0'; signal rst : std_logic := '0'; --Outputs signal random_sequence : std_logic_vector(3 downto 0); -- Clock period definitions constant clk_period : time := 65 ns; BEGIN -- Instantiate the Unit Under Test (UUT) uut:leftshiftregister PORT MAP (clk=>clk, rst=>rst, random_sequence=>random_sequence); -- Clock process definitions clk_process:process begin clk <='0'; wait for clk_period/2; clk <='1'; wait for clk_period/2; end process; -- Stimulus process stim_proc:process begin -- hold reset state for 100 ns. rst <='1'; wait for clk_period/2; rst <='0'; wait for clk_period/2; -- wait for clk_period*10; -- insert stimulus here wait; end process; BEGIN -- Instantiate the Unit Under Test (UUT) uut:leftshiftregister PORT MAP (clk=>clk, rst=>rst, random_sequence=>random_sequence); -- Clock process definitions clk_process:process begin clk <='0'; wait for clk_period/2; clk <='1'; wait for clk_period/2; end process; -- Stimulus process stim_proc:process begin -- hold reset state for 100 ns. rst <='1'; wait for clk_period/2; rst <='0'; wait for clk_period/2; -- wait for clk_period*10; -- insert stimulus here wait; end process; END;</pre>	<p>Hamming code Test Bench</p> <pre>LIBRARY ieee; USE ieee.std_logic_1164.ALL; -- Uncomment the following library declaration if using -- arithmetic functions with Signed or Unsigned values --USE ieee.numeric_std.ALL; ENTITY parity_generator_tb IS END parity_generator_tb; ARCHITECTURE behavior OF parity_generator_tb IS -- Component Declaration for the Unit Under Test (UUT) COMPONENT Parity_Generator PORT(d4 : IN std_logic; d3 : IN std_logic; d2 : IN std_logic; d1 : IN std_logic; Ham_code : OUT std_logic_vector(6 downto 0)); END COMPONENT; --Inputs signal clk : std_logic := '0'; signal d4 : std_logic := '1'; signal d3 : std_logic := '0'; signal d2 : std_logic := '1'; signal d1 : std_logic := '1'; --Outputs signal Ham_code : std_logic_vector(6 downto 0); -- Clock period definitions constant clock_period : time := 10 ns; BEGIN -- Instantiate the Unit Under Test (UUT) uut:Parity_Generator PORT MAP (d4=>d4, d3=>d3, d2=>d2, d1=>d1, Ham_code=>Ham_code); -- Clock process definitions clock_process:process begin clk <='0'; wait for clock_period/2; clk <='1'; wait for clock_period/2; end process; -- Stimulus process stim_proc:process begin -- hold reset state for 100 ns. wait for 100 ns; -- insert stimulus here wait; end process; BEGIN -- Instantiate the Unit Under Test (UUT) uut:Parity_Generator PORT MAP (d4=>d4, d3=>d3, d2=>d2, d1=>d1, Ham_code=>Ham_code); -- Clock process definitions clock_process:process begin clk <='0'; wait for clock_period/2; clk <='1'; wait for clock_period/2; end process; -- Stimulus process stim_proc:process begin -- hold reset state for 100 ns. wait for 100 ns; -- insert stimulus here wait; end process; END;</pre>	<p>8-bit Shift-Left Register with Negative-Edge Clock, Clock Enable, Serial In, and Serial Out</p> <pre>library ieee; use ieee.std_logic_1164.all; entity shift_left_register is port(C, SI, CE : in std_logic; SO : out std_logic); end shift_left_register; architecture archi of shift_left_register is signal tmp: std_logic_vector(7 downto 0); begin begin if(C'event and C='0') then if(CE='1') then for i in 0 to 6 loop tmp(i+1) <= tmp(i); end loop; tmp(0) <= SI; end if; end if; process; begin SO <= tmp; end process; end; end architecture;</pre>
<p>Counter</p> <pre>library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.all; entity new_cnt is port(osc:in std_logic; -- 50MHz load,updown:in std_logic; sw:in std_logic_vector(3 downto 0); dout:out std_logic_vector(3 downto 0); clkref:out std_logic); end; begin new_cnt:process(osc) begin if(rising_edge(osc)) then if(cnt10 = 9) then cnt10 <= (others => '0'); clk <='1'; elsif(cnt10 < 4) then cnt10 <= cnt10 + 1; clk <='1'; else cnt10 <= cnt10 + 1; clk <='0'; end if; end if; process(clk,load,updown) begin if(rising_edge(clk)) then if(load = '1') then cnt <= sw; else if(updown = '1') then if(cnt = 9) then cnt <= "0000"; else cnt <= cnt + 1; end if; else if(cnt = 0) then cnt <= "1001"; else cnt <= cnt - 1; end if; end if; end if; if(cnt <= cnt_be); end if; end process; end; end;</pre>	<p>Finite State Machine</p> <pre>library IEEE; use IEEE.std_logic_1164.all; entity fsm is port (clk,reset,x1 : IN std_logic; outp : OUT std_logic); END fsm; architecture beh1 of fsm is type state_type is (s1,s2,s3,s4); signal state,next_state:state_type; begin state<=next_state; state_type; begin process(x1,reset) begin if(reset='1') then state<=s1; elsif(x1='1' and clk'event) then state<=s4; end if; end process; -- Stimulus process stim_proc:process begin -- hold reset state for 100 ns. wait for 100 ns; -- insert stimulus here wait; end process; BEGIN -- Instantiate the Unit Under Test (UUT) uut:fsm PORT MAP (clk=>clk, reset=>reset, x1=>x1, outp=>outp); -- Clock process definitions clk_process:process begin clk <='0'; wait for clk_period/2; clk <='1'; wait for clk_period/2; end process; -- Stimulus process stim_proc:process begin -- hold reset state for 100 ns. wait for 100 ns; -- insert stimulus here wait; end process; END;</pre>	<p>Asynchronous Reset is used in this example:</p> <p>Hamming code</p> <p>Hamming code Test Bench</p> <pre>library ieee; use ieee.std_logic_1164.all; entity hamming_code is port(d4 : IN std_logic; d3 : IN std_logic; d2 : IN std_logic; d1 : IN std_logic; Ham_code : OUT std_logic_vector(6 downto 0)); END hamming_code; architecture archi of hamming_code is begin begin if(C'event and C='0') then if(CE='1') then for i in 0 to 6 loop tmp(i+1) <= tmp(i); end loop; tmp(0) <= SI; end if; end if; process; begin Ham_code <= tmp; end process; end; end architecture;</pre>	<p>Flip-flop with Positive-Edge Clock</p> <pre>library ieee; use ieee.std_logic_1164.all; entity flop is port(CLK, D : in std_logic; Q : out std_logic); end flop; architecture archi of flop is begin begin if(CLK'event and CLK='1') then if(rising_edge(CLK)) then if(D='1') then Q <= D; end if; end if; end if; process; begin Q <= D; end process; end; end architecture;</pre>	<p>Flip-flop with Negative-Edge Clock and Asynchronous Clear</p> <pre>library ieee; use ieee.std_logic_1164.all; entity flop is port(CLK, D, CLR : in std_logic; Q : out std_logic); end flop; architecture archi of flop is begin begin if(CLK'event and CLK='0') then if(falling_edge(CLK)) then if(CLR='1') then Q <= '0'; elsif(C'event and C='0') then if(D='1') then Q <= D; end if; end if; end if; end if; process; begin Q <= D; end process; end; end architecture;</pre>



Complete the following waveform:

Testbench Solution:


```
Library ieee;
Use ieee.std_logic_1164.all;
entity prob1_tb
end prob1_tb;
architecture beh of prob1_tb is
component prob1 (a, b, reset: in std_logic;
q1, q2: out std_logic);
end component;
signal a, b, reset: std_logic;
signal q1, q2: std_logic;
begin
a: std_logic := '1';
begin
ut: prob1 port map(a, b, reset, q1, q2);
process
begin
reset <= '1';
wait for 5 ns;
reset <= '0';
wait for 100 ns;
wait;
end process;
b <= not a;
process
begin
a <= '1';
wait for 10 ns;
a <= '0';
wait for 5 ns;
a <= '1';
wait for 5 ns;
a <= '0';
wait for 5 ns;
a <= '1';
process
begin
clk <= a nand m;
m <= b nand clk;
d1 <= not t2;
process (clk, reset)
begin
if (reset='1') then
t1 <= '0';
elsif(rising_edge(clk)) then
t1 <= d1;
end if;
end process;
process (clk, reset)
begin
if (reset='1') then
t2 <= '0';
elsif(rising_edge(clk)) then
t2 <= t1;
end if;
end process;
q1 <= t1;
q2 <= t2;
end circuit;
```

Complete VHDL Design:

You are not allowed to use hierarchical design method in this question.

Solution:

```
Library ieee;
Use ieee.std_logic_1164.all;
entity prob1 (
a, b, reset: in std_logic;
q1, q2: out std_logic);
end prob1;
architecture circuit of prob1 is
signal clk, m, d1, t1, t2: std_logic;
begin
clk <= a nand m;
m <= b nand clk;
d1 <= not t2;
process (clk, reset)
begin
if (reset='1') then
t1 <= '0';
elsif(rising_edge(clk)) then
t1 <= d1;
end if;
end process;
process (clk, reset)
begin
if (reset='1') then
t2 <= '0';
elsif(rising_edge(clk)) then
t2 <= t1;
end if;
end process;
q1 <= t1;
q2 <= t2;
end circuit;
```



```
library ieee;
Use ieee.std_logic_1164.all;
entity prob2_fsm (w, Reset, Clk: in std_logic;
M, N: out std_logic);
End prob2_fsm;
Architecture beh of prob2_fsm is
type st is ( SA, SB, SC );
signal cs, ns: st;
begin
```

process (w, cs)

```
begin
case (cs) is
when SA=> if(w='0') then
ns <= SA;
else
ns <= SB;
end if;
when SB=> if(w='0') then
ns <= SA;
else
ns <= SC;
end if;
```

```
when SC=> if(w='0') then
ns <= SA;
else
ns <= SC;
end if;
```

```
when others=> ns <= SA;
```

```
end case;
end process;
```

```
process (Clk, Reset)
```


```
begin
if(Reset='1') then
```

```
cs <= SA;
elsif(rising_edge(Clk)) then
```

```
cs <= ns;
```

```
end if;
end process;
```


```
M <= '1' when (cs=SC) else '0';
N <= w when (cs=SB) else '0';
end beh;
```



CRC Error Detection

Message 110101

Generating Polynomial = 101



Message with CRC = 11010111

Clock Division

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
entity clkdiv is
Port (clk : in STD_LOGIC;
rst : in STD_LOGIC;
clk2 : out STD_LOGIC);
end clkdiv;
architecture Behavioral of clkdiv is
signal cnt_div: std_logic_vector (26 downto 0);
begin
process (clk, rst)
begin
if(rst='1') then
cnt_div <= (others=>'0');
clk2 <= '0';
elsif(rising_edge(clk)) then
if(cnt_div=49999999) then
cnt_div <= (others=>'0');
clk2 <= '1';
elsif(cnt_div<24999999) then
cnt_div <= cnt_div + 1;
clk2 <= '1';
else
cnt_div <= cnt_div + 1;
clk2 <= '0';
end if;
end if;
end process;
end Behavioral;
```

Hamming Code

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
entity Parity_Generator is
Port (d4 : in STD_LOGIC;
d3 : in STD_LOGIC;
d2 : in STD_LOGIC;
d1 : in STD_LOGIC;
Ham_code: out STD_LOGIC_VECTOR (6 downto 0);
end Parity_Generator;
architecture Behavioral of Parity_Generator is
signal p1: std_logic;
signal p2: std_logic;
signal p3: std_logic;
begin
p3 <= d4 xor d3 xor d2;
p2 <= d4 xor d3 xor d1;
p1 <= d4 xor d2 xor d1;
Ham_code <= (d4, d3, d2, p3, d1, p2, p1);
end Behavioral;
```

Data D1,D2,D3,D4	Hamming(7,4)				Diagram
	Transmitted P1,P2,D1,P3,D2,D3,D4				
0000	0000000				
1000	1110000				
0100	1001100				
1100	0111100				
0010	0101010				
1010	1011010				
0110	1100110				
1110	0010110				
0001	1101001				
1001	0011001				
0101	0100101				
1101	1010101				
0011	1000011				
1011	0110011				
0111	0001111				
1111	1111111				

1. [28 points] Fill out the blanks shown below.

- [1]. Given the following VHDL statement,
 $\text{rst} \leq '0', '1' \text{ after } 100 \text{ ns}, '0' \text{ after } 200 \text{ ns};$
 rst is at time zero, at time 50 ns, at time 100 ns;
 at time 150 ns, at time 200 ns, at time 300 ns;

- [2]. Each of the D2, D1, D0 signals is std_logic type,
 signal D2, D1, D0: std_logic;
 signal D3: std_logic_vector(2 downto 1);

Given the following codes:

```
D2 <= '0'; D1 <= '1'; D0 <= '1';
D3 <= (D2 xor D1) & (D1 nor D0);
```


What is binary value for D3?

D3 10

- [3]. (7,4) hamming code construction diagram is shown below.


If d4 d3 d2 d1 = "1100", the constructed 7-bit hamming code is:

Bit 7: Bit 6: Bit 5: Bit 4: Bit 3: Bit 2: Bit 1:



2. [32 points]

Design the following circuit in VHDL. This circuit is required to be loaded with value Q4 Q3 Q2 Q1 = "1100" if the asynchronous reset control signal is logic '1'.



```
library ieee;
use ieee.std_logic_1164.all;
entity flop is port(
    CLK, reset : in std_logic;
    Q4, Q3, Q2, Q1 : out std_logic);
end flop;
architecture archi of flop is
begin
    process (CLK, reset)
    begin
        if (reset = '1') then
            Q4 <= '1';
            Q3 <= '1';
            Q2 <= '0';
            Q1 <= '0';
        else
            if (rising_edge(CLK)) then
                t1 <= t2;
                t2 <= t3 xor t1;
                t3 <= t4;
                t4 <= t1;
            end if;
        end if;
    end process;
end;
```

- (2). Design VHDL testbench for the above circuit.

```
library ieee;
use ieee.std_logic_1164.all;
entity flop_tb is
begin
    process
        variable Q4, Q3, Q2, Q1 : std_logic;
        signal CLK, D, reset : std_logic;
        begin
            CLK <= '0';
            D <= '0';
            reset <= '1';
            wait for 5ns;
            reset <= '0';
            wait for 5ns;
            CLK <= '1';
            wait for 5ns;
            CLK <= '0';
            wait for 5ns;
            report "MISSING CLK" severity error;
            end process;
    end;
```

MISSING CLK X

3

- (3). The above circuits are preloaded with value Q4Q3Q2Q1 = "1100".

What are the output values after two clock cycles and reset signal is logic '0'?

Your answer: Q4 = , Q3 = , Q2 = , Q1 = .

3. [16 points] Draw the synthesized schematic for the VHDL code.


signal a, b, c, d, sel: std_logic;

...

```
process (a, b, c, d, sel)
begin
    case (sel) is
        when '0' => y <= a or b;
        when '1' => y <= c and d;
    end case;
end process;
```

Draw the synthesized schematic for the VHDL code.

Solution:



signal a, b, c: std_logic;
signal f1, f2, f3;


...

f1 <= a nand b;

```
process (clock)
begin
    if (rising_edge(clock)) then
        if (s = '1') then
            f2 <= f1;
        else
            f2 <= not c;
        end if;
        f3 <= f2;
    end if;
end process;
```

Draw the synthesized schematic for the VHDL code.

Solution:



4. [24 points] Draw ASM Chart for the finite state machine and complete the waveform.

Library ieee;	
Use ieee.std_logic_1164.all;	
entity asm_chart (
a, reset, clk: in std_logic;	
y: out std_logic);	
end asm_chart;	

<pre> architecture beh of fsm_chart is type st is (S1, S2, S3, S4); signal cs, ns, st; begin process (x, cs) begin case (x) is when S1=> if (a = '0') then ns <= S2; y <= '0'; else ns <= S4; y <= '1'; end if; when S2=> if (a = '0') then ns <= S4; y <= '1'; else ns <= S3; y <= '0'; end if; when S3=> if (a = '0') then ns <= S1; y <= '0'; else ns <= S2; y <= '1'; end if; when S4=> if (a = '0') then ns <= S1; y <= '1'; else ns <= S2; y <= '0'; end if; when others=> ns <= S4; y <= '0'; end case; end process; process (clk, reset) begin if(reset = '1') then cs <= S1; elsif (rising_edge(clk)) then cs <= ns; end if; end process; end beh; </pre>	<p>1. Draw ASM Chart for the finite state machine.</p> <p>Your Solution:</p> <p>MISSING → 3</p> <p>2. Complete the following waveform for signals cs, ns, y.</p> <p>1 / 7</p>
--	---

//BlockRAM Memory

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;

entity ram is
port (
    address :in std_logic_vector ( 3 downto 0 );
    data : inout std_logic_vector ( 7 downto 0 );
    cs :in std_logic;
    we :in std_logic;
    oe :in std_logic );
end ram;
```

architecture beh_ram of ram is

```
type memory is array (0 to 15)of std_logic_vector (7 downto 0);
signal mem : memory ;
begin
-- Memory Write Block
process (address, data, cs, we)
begin
    if (cs = '1' and we = '1') then
        mem(conv_integer(address)) <= data;
    end if;
end process;
-- Memory Read Block
process (address, cs, we, oe, mem)
begin
    if (cs = '1' and we = '0' and oe = '1') then
        data <= mem(conv_integer(address));
    else
        data <= (others => 'Z');
    end if;
end process;
end beh_ram;
```

//555Timer




Figure 1 shows the 555 Timer chip is connected with two external resistors R1, R2 and one external capacitor C. The output voltage Vout oscillates between 0.3 Vcc and 2.7 Vcc and the output waveform Vout oscillates between logic 0 and logic 1.




Figure 2 illustrates Vout and its waveform of the output voltage Vout.

//SRAM

Pin Configuration	Pin Description	Truth Table
A0-A12 AD1-A2 AD2-D27 AD3-D28 AD4-D29 AD5-D30 AD6-D31 AD7-D32 AD8-D33 AD9-D34 AD10-D35 AD11-D36 AD12-D37 DQ1-D12 DQ15-D24 DQ16-D25 DQ17-D26 DQ18-D27 DQ19-D28 DQ20-D29 DQ21-D30 DQ22-D31 DQ23-D32 DQ24-D33 DQ25-D34 DQ26-D35 DQ27-D36 DQ28-D37 DQ29-D38 DQ30-D39 DQ31-D40 DQ32-D41 DQ33-D42 DQ34-D43 DQ35-D44 DQ36-D45 DQ37-D46 DQ38-D47 DQ39-D48 DQ40-D49 DQ41-D50 DQ42-D51 DQ43-D52 DQ44-D53 DQ45-D54 DQ46-D55 DQ47-D56 DQ48-D57 DQ49-D58 DQ50-D59 DQ51-D60 DQ52-D61 DQ53-D62 DQ54-D63 DQ55-D64 DQ56-D65 DQ57-D66 DQ58-D67 DQ59-D68 DQ60-D69 DQ61-D70 DQ62-D71 DQ63-D72 DQ64-D73 DQ65-D74 DQ66-D75 DQ67-D76 DQ68-D77 DQ69-D78 DQ70-D79 DQ71-D80 DQ72-D81 DQ73-D82 DQ74-D83 DQ75-D84 DQ76-D85 DQ77-D86 DQ78-D87 DQ79-D88 DQ80-D89 DQ81-D90 DQ82-D91 DQ83-D92 DQ84-D93 DQ85-D94 DQ86-D95 DQ87-D96 DQ88-D97 DQ89-D98 DQ90-D99 DQ91-D100 DQ92-D101 DQ93-D102 DQ94-D103 DQ95-D104 DQ96-D105 DQ97-D106 DQ98-D107 DQ99-D108 DQ100-D109 DQ101-D110 DQ102-D111 DQ103-D112 DQ104-D113 DQ105-D114 DQ106-D115 DQ107-D116 DQ108-D117 DQ109-D118 DQ110-D119 DQ111-D120 DQ112-D121 DQ113-D122 DQ114-D123 DQ115-D124 DQ116-D125 DQ117-D126 DQ118-D127 DQ119-D128 DQ120-D129 DQ121-D130 DQ122-D131 DQ123-D132 DQ124-D133 DQ125-D134 DQ126-D135 DQ127-D136 DQ128-D137 DQ129-D138 DQ130-D139 DQ131-D140 DQ132-D141 DQ133-D142 DQ134-D143 DQ135-D144 DQ136-D145 DQ137-D146 DQ138-D147 DQ139-D148 DQ140-D149 DQ141-D150 DQ142-D151 DQ143-D152 DQ144-D153 DQ145-D154 DQ146-D155 DQ147-D156 DQ148-D157 DQ149-D158 DQ150-D159 DQ151-D160 DQ152-D161 DQ153-D162 DQ154-D163 DQ155-D164 DQ156-D165 DQ157-D166 DQ158-D167 DQ159-D168 DQ160-D169 DQ161-D170 DQ162-D171 DQ163-D172 DQ164-D173 DQ165-D174 DQ166-D175 DQ167-D176 DQ168-D177 DQ169-D178 DQ170-D179 DQ171-D180 DQ172-D181 DQ173-D182 DQ174-D183 DQ175-D184 DQ176-D185 DQ177-D186 DQ178-D187 DQ179-D188 DQ180-D189 DQ181-D190 DQ182-D191 DQ183-D192 DQ184-D193 DQ185-D194 DQ186-D195 DQ187-D196 DQ188-D197 DQ189-D198 DQ190-D199 DQ191-D200 DQ192-D201 DQ193-D202 DQ194-D203 DQ195-D204 DQ196-D205 DQ197-D206 DQ198-D207 DQ199-D208 DQ200-D209 DQ201-D210 DQ202-D211 DQ203-D212 DQ204-D213 DQ205-D214 DQ206-D215 DQ207-D216 DQ208-D217 DQ209-D218 DQ210-D219 DQ211-D220 DQ212-D221 DQ213-D222 DQ214-D223 DQ215-D224 DQ216-D225 DQ217-D226 DQ218-D227 DQ219-D228 DQ220-D229 DQ221-D230 DQ222-D231 DQ223-D232 DQ224-D233 DQ225-D234 DQ226-D235 DQ227-D236 DQ228-D237 DQ229-D238 DQ230-D239 DQ231-D240 DQ232-D241 DQ233-D242 DQ234-D243 DQ235-D244 DQ236-D245 DQ237-D246 DQ238-D247 DQ239-D248 DQ240-D249 DQ241-D250 DQ242-D251 DQ243-D252 DQ244-D253 DQ245-D254 DQ246-D255 DQ247-D256 DQ248-D257 DQ249-D258 DQ250-D259 DQ251-D260 DQ252-D261 DQ253-D262 DQ254-D263 DQ255-D264 DQ256-D265 DQ257-D266 DQ258-D267 DQ259-D268 DQ260-D269 DQ261-D270 DQ262-D271 DQ263-D272 DQ264-D273 DQ265-D274 DQ266-D275 DQ267-D276 DQ268-D277 DQ269-D278 DQ270-D279 DQ271-D280 DQ272-D281 DQ273-D282 DQ274-D283 DQ275-D284 DQ276-D285 DQ277-D286 DQ278-D287 DQ279-D288 DQ280-D289 DQ281-D290 DQ282-D291 DQ283-D292 DQ284-D293 DQ285-D294 DQ286-D295 DQ287-D296 DQ288-D297 DQ289-D298 DQ290-D299 DQ291-D300 DQ292-D301 DQ293-D302 DQ294-D303 DQ295-D304 DQ296-D305 DQ297-D306 DQ298-D307 DQ299-D308 DQ300-D309 DQ301-D310 DQ302-D311 DQ303-D312 DQ304-D313 DQ305-D314 DQ306-D315 DQ307-D316 DQ308-D317 DQ309-D318 DQ310-D319 DQ311-D320 DQ312-D321 DQ313-D322 DQ314-D323 DQ315-D324 DQ316-D325 DQ317-D326 DQ318-D327 DQ319-D328 DQ320-D329 DQ321-D330 DQ322-D331 DQ323-D332 DQ324-D333 DQ325-D334 DQ326-D335 DQ327-D336 DQ328-D337 DQ329-D338 DQ330-D339 DQ331-D340 DQ332-D341 DQ333-D342 DQ334-D343 DQ335-D344 DQ336-D345 DQ337-D346 DQ338-D347 DQ339-D348 DQ340-D349 DQ341-D350 DQ342-D351 DQ343-D352 DQ344-D353 DQ345-D354 DQ346-D355 DQ347-D356 DQ348-D357 DQ349-D358 DQ350-D359 DQ351-D360 DQ352-D361 DQ353-D362 DQ354-D363 DQ355-D364 DQ356-D365 DQ357-D366 DQ358-D367 DQ359-D368 DQ360-D369 DQ361-D370 DQ362-D371 DQ363-D372 DQ364-D373 DQ365-D374 DQ366-D375 DQ367-D376 DQ368-D377 DQ369-D378 DQ370-D379 DQ371-D380 DQ372-D381 DQ373-D382 DQ374-D383 DQ375-D384 DQ376-D385 DQ377-D386 DQ378-D387 DQ379-D388 DQ380-D389 DQ381-D390 DQ382-D391 DQ383-D392 DQ384-D393 DQ385-D394 DQ386-D395 DQ387-D396 DQ388-D397 DQ389-D398 DQ390-D399 DQ391-D400 DQ392-D401 DQ393-D402 DQ394-D403 DQ395-D404 DQ396-D405 DQ397-D406 DQ398-D407 DQ399-D408 DQ400-D409 DQ401-D410 DQ402-D411 DQ403-D412 DQ404-D413 DQ405-D414 DQ406-D415 DQ407-D416 DQ408-D417 DQ409-D418 DQ410-D419 DQ411-D420 DQ412-D421 DQ413-D422 DQ414-D423 DQ415-D424 DQ416-D425 DQ417-D426 DQ418-D427 DQ419-D428 DQ420-D429 DQ421-D430 DQ422-D431 DQ423-D432 DQ424-D433 DQ425-D434 DQ426-D435 DQ427-D436 DQ428-D437 DQ429-D438 DQ430-D439 DQ431-D440 DQ432-D441 DQ433-D442 DQ434-D443 DQ435-D444 DQ436-D445 DQ437-D446 DQ438-D447 DQ439-D448 DQ440-D449 DQ441-D450 DQ442-D451 DQ443-D452 DQ444-D453 DQ445-D454 DQ446-D455 DQ447-D456 DQ448-D457 DQ449-D458 DQ450-D459 DQ451-D460 DQ452-D461 DQ453-D462 DQ454-D463 DQ455-D464 DQ456-D465 DQ457-D466 DQ458-D467 DQ459-D468 DQ460-D469 DQ461-D470 DQ462-D471 DQ463-D472 DQ464-D473 DQ465-D474 DQ466-D475 DQ467-D476 DQ468-D477 DQ469-D478 DQ470-D479 DQ471-D480 DQ472-D481 DQ473-D482 DQ474-D483 DQ475-D484 DQ476-D485 DQ477-D486 DQ478-D487 DQ479-D488 DQ480-D489 DQ481-D490 DQ482-D491 DQ483-D492 DQ484-D493 DQ485-D494 DQ486-D495 DQ487-D496 DQ488-D497 DQ489-D498 DQ490-D499 DQ491-D500 DQ492-D501 DQ493-D502 DQ494-D503 DQ495-D504 DQ496-D505 DQ497-D506 DQ498-D507 DQ499-D508 DQ500-D509 DQ501-D510 DQ502-D511 DQ503-D512 DQ504-D513 DQ505-D514 DQ506-D515 DQ507-D516 DQ508-D517 DQ509-D518 DQ510-D519 DQ511-D520 DQ512-D521 DQ513-D522 DQ514-D523 DQ515-D524 DQ516-D525 DQ517-D526 DQ518-D527 DQ519-D528 DQ520-D529 DQ521-D530 DQ522-D531 DQ523-D532 DQ524-D533 DQ525-D534 DQ526-D535 DQ527-D536 DQ528-D537 DQ529-D538 DQ530-D539 DQ531-D540 DQ532-D541 DQ533-D542 DQ534-D543 DQ535-D544 DQ536-D545 DQ537-D546 DQ538-D547 DQ539-D548 DQ540-D549 DQ541-D550 DQ542-D551 DQ543-D552 DQ544-D553 DQ545-D554 DQ546-D555 DQ547-D556 DQ548-D557 DQ549-D558 DQ550-D559 DQ551-D560 DQ552-D561 DQ553-D562 DQ554-D563 DQ555-D564 DQ556-D565 DQ557-D566 DQ558-D567 DQ559-D568 DQ560-D569 DQ561-D570 DQ562-D571 DQ563-D572 DQ564-D573 DQ565-D574 DQ566-D575 DQ567-D576 DQ568-D577 DQ569-D578 DQ570-D579 DQ571-D580 DQ572-D581 DQ573-D582 DQ574-D583 DQ575-D584 DQ576-D585 DQ577-D586 DQ578-D587 DQ579-D588 DQ580-D589 DQ581-D590 DQ582-D591 DQ583-D592 DQ584-D593 DQ585-D594 DQ586-D595 DQ587-D596 DQ588-D597 DQ589-D598 DQ590-D599 DQ591-D600 DQ592-D601 DQ593-D602 DQ594-D603 DQ595-D604 DQ596-D605 DQ597-D606 DQ598-D607 DQ599-D608 DQ600-D609 DQ601-D610 DQ602-D611 DQ603-D612 DQ604-D613 DQ605-D614 DQ606-D615 DQ607-D616 DQ608-D617 DQ609-D618 DQ610-D619 DQ611-D620 DQ612-D621 DQ613-D622 DQ614-D623 DQ615-D624 DQ616-D625 DQ617-D626 DQ618-D627 DQ619-D628 DQ620-D629 DQ621-D630 DQ622-D631 DQ623-D632 DQ624-D633 DQ625-D634 DQ626-D635 DQ627-D636 DQ628-D637 DQ629-D638 DQ630-D639 DQ631-D640 DQ632-D641 DQ633-D642 DQ634-D643 DQ635-D644 DQ636-D645 DQ637-D646 DQ638-D647 DQ639-D648 DQ640-D649 DQ641-D650 DQ642-D651 DQ643-D652 DQ644-D653 DQ645-D654 DQ646-D655 DQ647-D656 DQ648-D657 DQ649-D658 DQ650-D659 DQ651-D660 DQ652-D661 DQ653-D662 DQ654-D663 DQ655-D664 DQ656-D665 DQ657-D666 DQ658-D667 DQ659-D668 DQ660-D669 DQ661-D670 DQ662-D671 DQ663-D672 DQ664-D673 DQ665-D674 DQ666-D675 DQ667-D676 DQ668-D677 DQ669-D678 DQ670-D679 DQ671-D680 DQ672-D681 DQ673-D682 DQ674-D683 DQ675-D684 DQ676-D685 DQ677-D686 DQ678-D687 DQ679-D688 DQ680-D689 DQ681-D690 DQ682-D691 DQ683-D692 DQ684-D693 DQ685-D694 DQ686-D695 DQ687-D696 DQ688-D697 DQ689-D698 DQ690-D699 DQ691-D700 DQ692-D701 DQ693-D702 DQ694-D703 DQ695-D704 DQ696-D705 DQ697-D706 DQ698-D707 DQ699-D708 DQ700-D709 DQ701-D710 DQ702-D711 DQ703-D712 DQ704-D713 DQ705-D714 DQ706-D715 DQ707-D716 DQ708-D717 DQ709-D718 DQ710-D719 DQ711-D720 DQ712-D721 DQ713-D722 DQ714-D723 DQ715-D724 DQ716-D725 DQ717-D726 DQ718-D727 DQ719-D728 DQ720-D729 DQ721-D730 DQ722-D731 DQ723-D732 DQ724-D733 DQ725-D734 DQ726-D735 DQ727-D736 DQ728-D737 DQ729-D738 DQ730-D739 DQ731-D740 DQ732-D741 DQ733-D742 DQ734-D743 DQ735-D744 DQ736-D745 DQ737-D746 DQ738-D747 DQ739-D748 DQ740-D749 DQ741-D750 DQ742-D751 DQ743-D752 DQ744-D753 DQ745-D754 DQ746-D755 DQ747-D756 DQ748-D757 DQ749-D758 DQ750-D759 DQ751-D760 DQ752-D761 DQ753-D762 DQ754-D763 DQ755-D764 DQ756-D765 DQ757-D766 DQ758-D767 DQ759-D768 DQ760-D769 DQ761-D770 DQ762-D771 DQ763-D772 DQ764-D773 DQ765-D774 DQ766-D775 DQ767-D776 DQ768-D777 DQ769-D778 DQ770-D779 DQ771-D780 DQ772-D781 DQ773-D782 DQ774-D783 DQ775-D784 DQ776-D785 DQ777-D786 DQ778-D787 DQ779-D788 DQ780-D789 DQ781-D790 DQ782-D791 DQ783-D792 DQ784-D793 DQ785-D794 DQ786-D795 DQ787-D796 DQ788-D797 DQ789-D798 DQ790-D799 DQ791-D800 DQ792-D801 DQ793-D802 DQ794-D803 DQ795-D804 DQ796-D805 DQ797-D806 DQ798-D807 DQ799-D808 DQ800-D809 DQ801-D810 DQ802-D811 DQ803-D812 DQ804-D813 DQ805-D814 DQ806-D815 DQ807-D816 DQ808-D817 DQ809-D818 DQ810-D819 DQ811-D820 DQ812-D821 DQ813-D822 DQ814-D823 DQ815-D824 DQ816-D825 DQ817-D826 DQ818-D827 DQ819-D828 DQ820-D829 DQ821-D830 DQ822-D831 DQ823-D832 DQ824-D833 DQ825-D834 DQ826-D835 DQ827-D836 DQ828-D837 DQ829-D838 DQ830-D839 DQ831-D840 DQ832-D841 DQ833-D842 DQ834-D843 DQ835-D844 DQ836-D845 DQ837-D846 DQ838-D847 DQ839-D848 DQ840-D849 DQ841-D850 DQ842-D851 DQ843-D852 DQ844-D853 DQ845-D854 DQ846-D855 DQ847-D856 DQ848-D857 DQ849-D858 DQ850-D859 DQ851-D860 DQ852-D861 DQ853-D862 DQ854-D863 DQ855-D864 DQ856-D865 DQ857-D866 DQ858-D867 DQ859-D868 DQ860-D869 DQ861-D870 DQ862-D871 DQ863-D872 DQ864-D873 DQ865-D874 DQ866-D875 DQ867-D876 DQ868-D877 DQ869-D878 DQ870-D879 DQ871-D880 DQ872-D881 DQ873-D882 DQ874-D883 DQ875-D884 DQ876-D885 DQ877-D886 DQ878-D887 DQ879-D888 DQ880-D889 DQ881-D890 DQ882-D891 DQ883-D892 DQ884-D893 DQ885-D894 DQ886-D895 DQ887-D896		

cnt2 <= cnt;
end Behavior;

-Antifuses: open-circuits and take on low resistance when programmed

//Transmission Lines

-@Steady state: (transmission line impedance not included)

$$V_{load} = V_{src} * \frac{Z_{load}}{Z_{src} + Z_{load}}$$

-Load Reflection coefficient is:

0 when load impedance = transmission line impedance, no voltage reflection at load node

-1 when load is short circuit, load impedance = 0.

1 when load is open circuit, load impedance is infinity.

-Reflection Coefficient:

$$p = \frac{Z_t - Z_0}{Z_t + Z_0}$$

-Transmission Coefficient:

$$t = \frac{2Z_t}{Z_t + Z_0}$$


-Voltage Delivered to Load

$$p_B = \frac{R_t - Z_0}{R_t + Z_0}$$

-Voltage reflected back to Source

$$p_A = \frac{R_s - Z_0}{R_s + Z_0}$$

-Impedance Match:




Q: Functionality of dedicated recursive 'fish-bone' network used inside Spartan3E FPGA?

A: Used to ensure clock arrives everywhere at same time.


Motivation for Standard

- * Bed-of-nails printed circuit board tester gone
 - * We put components on both sides of PCB & replaced DIPs with flat picks to reduce inductance
 - = Nails would hit components
 - * Reduced spacing between PCB wires
 - = Nails would short the wires
 - * PCB Tester must be replaced with built-in test delivery system - JTAG does that
- * Need standard System Test Port and Bus
- * Integrate components from different vendors
 - = Test bus identical for various components
- * One chip has test hardware for other chips

Bed-of-Nails Tester Concept



Bed-of-Nails Tester




Purpose of Standard

- * Lets test instructions and test data be serially fed into a component-under-test (CUT)
- * Allows reading out of test results
- * Allows RUNBIST command as an instruction
 - = Too many shifts to shift in external tests
- * JTAG can operate at chip, PCB, & system levels
- * Allows control of tri-state signals during testing
- * Lets other chips collect responses from CUT
- * Lets system interconnect be tested separately from components
- * Lets components be tested separately from wires

Purpose of Standard

- * Lets test instructions and test data be serially fed into a component-under-test (CUT)
 - * Allows reading out of test results
 - * Allows RUNBIST command as an instruction
 - = Too many shifts to shift in external tests
- * JTAG can operate at chip, PCB, & system levels
- * Allows control of tri-state signals during testing
- * Lets other chips collect responses from CUT
- * Lets system interconnect be tested separately from components
- * Lets components be tested separately from wires


System Test Logic




Instruction Register Loading with JTAG




System View of Interconnect




Boundary Scan Chain View




Elementary Boundary Scan Cell




Serial Board / MCM Scan



Parallel Board / MCM Scan



Independent Path Board / MCM Scan



Tap Controller Signals

- * **Test Access Port (TAP)** includes these signals:
 - * **Test Clock Input (TCK)** - Clock for test logic
 - = Can run at different rate from system clock
 - * **Test Mode Select (TMS)** - Switches system from functional to test mode
 - * **Test Data Input (TDI)** - Accepts serial test data and instructions - used to shift in vectors or one of many test instructions
 - * **Test Data Output (TDO)** - Serially shifts out test results captured in boundary scan chain (or device ID or other internal registers)
 - * **Test Reset (TRST)** - Optional asynchronous TAP controller reset

