


<pre>process(a, b, sel) begin if (sel = '1') then c <= a; else c <= b; end if; end process;</pre>	<p>Draw the synthesized schematic for the VHDL code.</p> <p>Solution:</p>	<pre>process (clock) begin if (rising_edge(clock)) then if(sel = '1') then c <= a; else c <= b; end if; end if; end process;</pre>	<p>Draw the synthesized schematic for the VHDL code.</p> <p>Solution:</p>	<p>Left Shift Register</p> <pre>library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL; use IEEE.STD_LOGIC_ARITH.ALL; entity leftshiftregister is Port (clk : in STD_LOGIC; rst : in STD_LOGIC; random_sequence: out STD_LOGIC_VECTOR (3 downto 0);); end leftshiftregister; architecture Behavioral of leftshiftregister is begin signal d1: std_logic; signal d2: std_logic; signal d3: std_logic; signal d4: std_logic; begin process(clk, rst) begin if(rst = '1') then d1 <='1'; d2 <='0'; d3 <='1'; d4 <='1'; elsif rising_edge(clk) then d4 <= d3; d3 <= d2; d2 <= d1 xor d4; d1 <= d4; end if; end process; random_sequence <= (d4, d3, d2, d1); end Behavioral;</pre>
<pre>process (a , b , sel) begin case (sel) is when '0'=> c <= a; when '1' => c <= b; end case; end process;</pre>	<p>Draw the synthesized schematic for the VHDL code.</p> <p>Solution:</p>	<pre>process (clock) begin if (rising_edge(clock)) then m1 <= din; m2 <= m1; m3 <= m2; end if; end process;</pre>	<p>Draw the synthesized schematic for the VHDL code.</p> <p>Solution:</p>	<p>8-bit Shift-Left Register with Positive-Edge Clock, Asynchronous Parallel Load, Serial In, and Parallel Out</p> <pre>library ieee; use ieee.std_logic_1164.all; entity shift is port(C, SI, ALOAD : in std_logic; D : in std_logic_vector(7 downto 0); PO : out std_logic_vector(7 downto 0)); end shift; architecture archi of shift is begin process (C, ALOAD) begin if (ALOAD='1') then tmp <= D; elsif(C'event and C='1') then tmp <= tmp(6 downto 0) & SI; end if; end process; PO <= tmp; end archi;</pre>
<pre>process (s1 , s0 , a , b , c) begin if (s1 = '1') then d <= a; elseif (s0 = '0') then d <= b; else d <= c; end if; end process;</pre>	<p>Draw the synthesized schematic for the VHDL code.</p> <p>Solution:</p>	<p>Test bench for Left shift Register</p> <pre>LIBRARY ieee; USE ieee.std_logic_1164.ALL; ENTITY leftshiftregister_tb IS END leftshiftregister_tb; ARCHITECTURE behavior OF leftshiftregister_tb IS -- Component Declaration for the Unit Under Test (UUT) COMPONENT leftshiftregister PORT(clk : IN std_logic; rst : IN std_logic; random_sequence : OUT std_logic_vector(3 downto 0)); END COMPONENT; --Inputs signal clk : std_logic := '0'; signal rst : std_logic := '0'; --Outputs signal random_sequence : std_logic_vector(3 downto 0); -- Clock period definitions constant clk_period : time := 65 ns; BEGIN -- Instantiate the Unit Under Test (UUT) uut: leftshiftregister PORT MAP (clk => clk, rst => rst, random_sequence => random_sequence); -- Clock process definitions clk_process:process begin clk <='0'; wait for clk_period/2; clk <='1'; wait for clk_period/2; end process; -- Stimulus process stim_proc:process begin -- hold reset state for 100 ns. rst <='1'; wait for clk_period/2; rst <='0'; wait for clk_period/2; -- wait for clk_period*10; -- insert stimulus here wait; end process; END;</pre>	<p>Hamming code Test Bench</p> <pre>LIBRARY ieee; USE ieee.std_logic_1164.ALL; -- Uncomment the following library declaration if using -- arithmetic functions with Signed or Unsigned values --USE ieee.numeric_std.ALL; ENTITY parity_generator_tb IS END parity_generator_tb; ARCHITECTURE behavior OF parity_generator_tb IS -- Component Declaration for the Unit Under Test (UUT) COMPONENT Parity_Generator PORT(d4 : IN std_logic; d3 : IN std_logic; d2 : IN std_logic; d1 : IN std_logic; Ham_code : OUT std_logic_vector(6 downto 0)); END COMPONENT; --Inputs signal clk : std_logic := '0'; signal d4 : std_logic := '0'; signal d3 : std_logic := '0'; signal d2 : std_logic := '1'; signal d1 : std_logic := '1'; --Outputs signal Ham_code : std_logic_vector(6 downto 0); -- No clocks detected in port list. Replace <clock> below with -- appropriate port name constant clock_period : time := 10 ns; BEGIN -- Instantiate the Unit Under Test (UUT) uut: Parity_Generator PORT MAP (d4 => d4, d3 => d3, d2 => d2, d1 => d1, Ham_code => Ham_code); -- Clock process definitions clock_process:process begin clk <='0'; wait for clock_period/2; clk <='1'; wait for clock_period/2; end process; -- Stimulus process stim_proc:process begin -- hold reset state for 100 ns. wait for 100 ns; -- insert stimulus here wait; end process;</pre>	<p>8-bit Shift-Left Register with Negative-Edge Clock, Clock Enable, Serial In, and Serial Out</p> <pre>library ieee; use ieee.std_logic_1164.all; entity shift is port(C, SI, CE : in std_logic; SO : out std_logic); end shift; architecture archi of shift is begin if(C'event and C='0') then for i in 0 to 6 loop tmp(i+1) <= tmp(i); end loop; tmp(0) <= SI; end if; end process;</pre>
<pre>Counter library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.all; entity new_cnt is port(osc: in std_logic; -- 50MHz load, updown: in std_logic; sw: in std_logic_vector(3 downto 0); dout: out std_logic_vector(3 downto 0); clkref: out std_logic); end; begin new_cnt; architecture cnt_bch of new_cnt is signal clk: std_logic; signal cnt10: std_logic_vector(3 downto 0); signal cnt: std_logic_vector(3 downto 0); begin clkref <= clk; process(osc) begin if(rising_edge(osc)) then if(cnt10 = 9) then cnt10 <= (others => '0'); clk <='1'; elsif(cnt10 < 4) then cnt10 <= cnt10 + 1; clk <='1'; else cnt10 <= cnt10 + 1; clk <='0'; end if; end if; end process; process(clk, load, updown) begin if(rising_edge(clk)) then if(load = '1') then cnt <= sw; else if(updown = '1') then if(cnt = 9) then cnt <= "0000"; else cnt <= cnt + 1; end if; else if(cnt = 0) then cnt <= "1001"; else cnt <= cnt - 1; end if; end if; end if; end process; process(process1, process2, process3) begin case state is when s1 => if x1='1' then next_state <= s2; else next_state <= s3; end if; when s2 => next_state <= s4; when s3 => next_state <= s4; when s4 => next_state <= s1; end case; process2: process (state) begin case state is when s1 => outp <='1'; when s2 => outp <='1'; when s3 => outp <='0'; when s4 => outp <='0'; end case; end process; process3: process (state) begin case state is when s1 => X <='1'; when s2 => X <='1'; when s3 => X <='0'; when s4 => X <='0'; end case; end process; end beh1;</pre>	<p>Finite State Machine</p> <pre>library IEEE; use IEEE.STD_LOGIC_1164.all; entity fsm is port (clk, reset, x1 : IN std_logic; outp : OUT std_logic); end entity; architecture beh1 of fsm is type state_type is (s1,s2,s3, s4); signal state, next_state: state_type; begin process(x1,reset) begin if(reset='1') then state <= s1; elsif(x1='1' and state=s1) then state <= s2; elsif(x1='1' and state=s2) then state <= s3; elsif(x1='1' and state=s3) then state <= s4; elsif(x1='0' and state=s4) then state <= s1; end if; end process; process(clk) begin if(clk='1') then if(state=s1) then outp <='1'; else outp <='0'; end if; end if; end process; end architecture;</pre> <p>Assume synchronous resets are used in this example:</p>	<p>Hamming code</p> <pre>library IEEE; use IEEE.STD_LOGIC_UNSIGNED.ALL; entity Hamming_code is port(d4,d3,d2,d1:in STD_LOGIC; Ham_code:out STD_LOGIC_VECTOR(6 downto 0)); end; architecture behave of Hamming_code is begin process(d4,d3,d2,d1) variable sum:STD_LOGIC_VECTOR(6 downto 0); begin sum := "000000"; if(d4='1') then sum := sum + "000001"; if(d3='1') then sum := sum + "000010"; if(d2='1') then sum := sum + "000100"; if(d1='1') then sum := sum + "001000"; Ham_code := sum; end process; end;</pre> <p>Timing Diagram</p>	<p>Flip-flop with Positive-Edge Clock</p> <pre>library ieee; use ieee.std_logic_1164.all; entity flop is port(CLK, D : in std_logic; Q : out std_logic); end flop; architecture archi of flop is begin process(CLK) begin if(CLK'event and CLK='1') then if(rising_edge(CLK)) then Q <= D; end if; end if; end process;</pre> <p>Flip-flop with Negative-Edge Clock and Asynchronous Clear</p> <pre>library ieee; use ieee.std_logic_1164.all; entity flop is port(C, D, CLR: in std_logic; Q : out std_logic); end flop; architecture archi of flop is begin process(C) begin if(C'event and C='0') then if(falling_edge(C)) then Q <= D; end if; end if; end process;</pre> <p>Flip-flop with Positive-Edge Clock and Synchronous Set</p> <pre>library ieee; use ieee.std_logic_1164.all; entity flop is port(C, D, S: in std_logic; Q, NS: out std_logic); end flop; architecture archi of flop is begin process(C) begin if(C'event and C='1') then if(rising_edge(C)) then if(S='1') then Q <= '1'; else Q <= D; end if; end if; end process;</pre>	




```
library ieee;
use ieee.std_logic_1164.all;
entity prob2_fsm ( w, Reset, Clk: in std_logic;
                    M, N: out std_logic );
```

```

End prob2_fsm;
Architecture beh of prob2_fsm is
type st is (SA,SB,SC);
signal cs, ns: st;
begin
  process (w , cs)
  begin
    case (cs)
      when SA=> if(w = '0') then
        ns <= SA ;
        else
          ns <= SB ;
        end if;
      when SB=> if(w = '0') then
        ns <= SA ;
        else
          ns <= SC ;
        end if;
      when SC=> if(w = '0') then
        ns <= S ;
        else
          ns <= SC ;
        end if;
      when others=> ns <= SA;
    end case;
  end;
end;

```



CRC Error Detection

Message 110101

Generating Polynomial = 101

```

    110101
  -----
101 | 11010100
     -101
     -----
          111
     -101
     -----
          101
     -101
     -----
          000
  
```

↑

Quotient (has no function in CRC calculation)

Message with CRC = 11010111

Hamming Code

```

Hamming_Code
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
entity Parity_Generator is
    Port ( d4 : in STD.LOGIC;
           d3 : in STD.LOGIC;
           d2 : in STD.LOGIC;
           d1 : in STD.LOGIC;
Ham_code: out STD.LOGIC_VECTOR
(6 downto 0);
end Parity_Generator;
architecture Behavioral of Parity_Generator
signal p1: std_logic;
signal p2: std_logic;
signal p3: std_logic;
begin
p3 <= d4 xor d3 xor d2;
p2 <= d4 xor d3 xor d1;
p1 <= d4 xor d2 xor d1;
Ham_code <= (d4, d3, d2, p3, d1, p2, p1);
end Behavioral;

```


Data D1,D2,D3,D4	Hamming(7,4)		
	Transmitted P1,P2,D1,P3,D2,D3,D4		Diagram
0000	0000000		
1000	1110000		
0100	1001100		
1100	0111100		
0010	0101010		
1010	1011010		
0110	1100110		
1110	0010110		
0001	1101001		
1001	0011001		
0101	0100101		
1101	1010101		
0011	1000011		
1011	0110011		
0111	0001111		
1111	1111111		

Metastability is the ability of a digital electronic system to persist for an unbounded time in an unstable equilibrium or metastable state. In metastable states, the circuit may be unable to settle into a stable '0' or '1' logic level within the time required for proper circuit operation. As a result, the circuit can act in unpredictable ways, and may lead to a system failure. For example if you violate the setup and hold time on the input of a flip flop, then the output will be unpredictable for some amount of time. That unpredictable output is called meta-stable. **MTBF (Mean time between failure):** (1) MTBF value shows how metastability affects design. Provides an estimate of the mean time between the probable occurrences of two successive metastable events. :

$$MTBF = \frac{C_2 \times t_{MET}}{C_1 \times f_{CLOCK} \times f_{DATA}}$$

Parameters effect metastability: "f CLOCK" parameter refers to the system clock frequency. "f DATA" refers to the data transfer frequency. "t MET" is the additional time allowed by the system for the flip-flop to settle to a stable state. C1 and C2 are constants, and vary according to the process tech used to manufactured with the same process have similar values.

JTAG: *test instructions and data serially fed into component under test (CUT). *can operate at chip, PCB & system levels. *allows control of tristate signals during testing. *let other chips collect response from CUT. *let system interconnect be tested separately from components. *lets components be tested separately from wires. **Elementary boundary scan cell**



Glitch: unwanted pulse at the output of combinational logic network - momentary change in output that should not have changed. **Hazard:** circuit with the potential for a glitch. Potential unwanted transients occur in output when different paths from input to output have different propagation delays.

Static Hazards: properly designed 2 lever AND-OR circuit based on sum of products has no static 0 hazards. Static 0 hazard would exist only if both a variables and its complement were connected to the same AND gate, would be nonsense ($A \cdot A' \cdot X = 0$). Properly designed 2 level OR-AND circuit of a product of sums expression has no static 1 hazards. A S-1 hazard exist only if both variables and it complement connected to the same OR gate, which nonsense ($A + A' \cdot X = 1$). **Dynamic Hazards:** If 3 or more paths from an input or its complement to the output, the circuit has the potential for a dynamic hazard and the output can exist only a multi-level Network. The dynamic hazard don't occur in a properly designed 2 level AND-OR or OR-AND network. Analysis and elimination of dynamic hazard is a rather complicated process. Hazard free network, use a 2 level network.




Figure 8. Multiple-Stage Synchronizer





Figure 9. Multiple-Stage Synchronizer with ClockBoost Circuity




Reduce MTBF: by reducing clk frequency, reduce data frequency, choose faster diff with small setup time and hold time and use synchronizer circuit


Multiple stage synchronizer reduce the effects of metastability. Two or more flip-flops are cascaded to form a synchronizer in which two or more flip-flops are cascaded to from a synchronization circuit. If the synchronizing flip-flop produce metastable output, the metastable signal resolve before it is clocked by the second flip-flop. Method does not guarantee that the second flip-flop will not clock an undefined value but it dramatically increases the probability that the data will go to a valid state before it reached the rest of the circuit.

Testing signal: test access port include signals like *TDI test data in signal accepts serial test data and instructions. Used to shift in vectors or one of many test instructions. Valid on the falling edge of TCK when internal state machine is in the correct state. *TCK test clk is synchronizes the internal state machine operations. Run diff. rets from system clk. *TDO test data out serially shifts out test results captured in boundary scan chain or device ID valid on falling edge of TCK when internal state machine is in the correct state. *TMS test mode select is sampled at the raising edge of TCK to determine the next state. Switch system from function test mode*TRST test reset optional pin, asynchronous TAP controller.



Serial Board / MCM Scan



Parallel Board / MCM Scan




Independent Path Board / MCM Scan




The output undergoes a momentary transition when it is expected to remain unchanged

The output changes multiple times as the result of a single input transition

Removing static 1 hazards: add redundant prime implicants (extra prime implicants won't change F, but cause F to be asserted independently of change to the input that cause the hazard)







Detection of Static 1-hazards



Basically because of gate delays for a moment when B changes is not true that $B + B\bar{=} 1$

Temporary violation of complementary law.



Suppose $V_i = 2.4 \text{ V}$, $Vcc = 5\text{V}$. For a 3-bit SAR ADC, what will be the final digital value?

Solution:

- Set the MSB $D3 \Rightarrow D3=1, D2=0, D1=0$. $\Rightarrow V_d = 1 \cdot 5/2 = 2.5 \text{ V}$
- $V_d = 2.5 \text{ V} > V_i = 2.4 \text{ V}$. So the MSB needs to be reset $\Rightarrow D3 = 0$.
- Set the next bit $D2 \Rightarrow D3=0, D2=1, D1=0$. $\Rightarrow V_d = 1 \cdot 5/4 = 1.25 \text{ V}$
- Set the next bit $D1 \Rightarrow D3=0, D2=1, D1=1$.
 $\Rightarrow V_d = 1 \cdot 5/4 + 1 \cdot 5/8 = 1.25 + 0.625 = 1.875 \text{ V}$
 $V_d = 1.875 \text{ V} < V_i = 2.4 \text{ V}$. So keep D1 to be 1.


Conclusion:

The final 3-bit digits of the 3-bit SAR ADC are 011.

Conversion Error = $2.4 - 1.875 = 0.525 \text{ V}$

ADC:

In high-speed circuits, transmission line effects tend to distort signals on path that are long compared to the wavelength of the signals propagating on the path.



Calculate reflection coefficients and signal transit time

These parameters will be needed to describe the voltage seen by the load circuit. The reflection coefficient at the load is given by


$$\rho_{load} = \frac{Z_{load} - Z_0}{Z_{load} + Z_0} = \frac{1000 - 50}{1000 + 50} = 0.905$$

while that at the source is given by


$$\rho_{src} = \frac{Z_{src} - Z_0}{Z_{src} + Z_0} = \frac{200 - 50}{200 + 50} = 0.600$$

The wave velocity is given in the problem statement as $v = 3.0 \times 10^8 \text{ m/s}$. A signal traveling down the 15-meter long power line will take

$$T_{transit} = L/v = 15/(3.0 \times 10^8) = 5 \times 10^{-9} \text{ s}$$



Calculate the voltage before the first reflection




Just after the switch is closed, the power supply only "sees" its own output impedance and the effective impedance of the transmission line. The equivalent circuit model to this situation is a voltage divider.

The voltage applied to the transmission line is, using the voltage divider formula,


$$V_{line} = V_{src} \cdot \frac{Z_0}{Z_{src} + Z_0} = 5 \cdot \frac{50}{200 + 50} = 1 \text{ V}$$

Transmission Line Special Cases



Transmission Line

Transient Analysis - Over Damped



Verify the steady-state behavior





Figure: Equivalent circuit at $t = \infty$ (steady-state) Analyzing the circuit at steady-state will give us a check on our results for the transient analysis

At steady-state, the power supply outputs a constant voltage. Since for the DC case the effective wavelength is infinitely long (and therefore much longer than the transmission line), we do not need to apply transmission line theory. In fact, the transmission line can be neglected altogether. The resulting circuit is then just a voltage divider. The voltage across the load is given by the voltage divider formula

$$V_{load} = V_{src} \cdot \frac{Z_{load}}{Z_{src} + Z_{load}} = 5 \cdot \frac{1000}{200 + 1000} = 4.167 \text{ V}$$

We see that this matches up with the steady-state solution previously calculated



SRAM: (cnt.vhd)

```

library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;
entity cnt is
port(osc: in std_logic; -- 50MHz
clkref: out std_logic
);end cnt;
architecture cnt_beh of cnt is
signal clk: std_logic;
signal cnt10: std_logic_vector(12 downto 0);
signal cnt : std_logic_vector(3 downto 0);
begin
clkref <= clk;
process(osc)
begin if(rising_edge(osc)) then
if (cnt10 = 4999) then
cnt10 <= (others => '0');
clk <= '1';
elsif (cnt10 < 2499) then
cnt10 <= cnt10 + 1;
clk <= '1';
else
cnt10 <= cnt10 + 1;
clk <= '0';end if;
end if;
end process;
end cnt_beh;

```

(ram.vhd)

```

library ieee;use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity ram is
port ( address:in std_logic_vector ( 3 downto 0);
data :inout std_logic_vector ( 7 downto 0 );
cs :in std_logic;
we :in std_logic;
oe :in std_logic);end ram;
architecture beh_ram of ram is
type memory is array ( 0 to 15)of std_logic_vector ( 7 downto 0 );
signal mem : memory ;
begin
MEM_WRITE:
process (address, data, cs, we) begin
if (cs = '1' and we = '1') then
mem(conv_integer(address)) <= data;
end if;end process;
MEM_READ:
process (address, cs, we, oe, mem)
begin
if (cs = '1' and we = '0' and oe = '1') then
data <= mem(conv_integer(address));
else
data <= (others => 'Z' );
end if;end process;
end beh_ram;

```

(mem_top)

```

LIBRARY ieee;USE ieee.std_logic_1164.ALL;
ENTITY mem_top IS
PORT(clk : IN std_logic;
      reset : IN std_logic;
      data : inout std_logic_vector ( 7 downto 0 );
      addr_out : OUT std_logic_vector(3 downto 0);
      cs_out : OUT std_logic;
      we_out : OUT std_logic;
      oe_out : OUT std_logic );
END mem_top;
ARCHITECTURE behavior OF mem_top IS
component ram port (address:in std_logic_vector ( 3 downto 0 );
data :inout std_logic_vector ( 7 downto 0 );
cs :in std_logic;
we :in std_logic;
oe :in std_logic);
end component;
COMPONENT mem_fsm
  PORT(clk : IN std_logic;
reset : IN std_logic;
address : OUT std_logic_vector(3 downto 0);
data : INOUT std_logic_vector(7 downto 0);
  cs : OUT std_logic;
  we : OUT std_logic;
  oe : OUT std_logic );
END COMPONENT;
signal address:std_logic_vector ( 3 downto 0 );
signal cs : std_logic;
signal we : std_logic;
signal oe : std_logic;
BEGIN
cs_out <= cs;
we_out <= we;
oe_out <= oe;
addr_out <= address;
g1: mem_fsm PORT MAP (clk => clk,
      reset =>reset,address => address,data,cs => cs,
      we => we,oe => oe );
g2: ram port map(address => address,
      data => data,
      cs => cs,
      we => we,
      oe => oe);
END;

```

(mem_fsm)


```

library IEEE; use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
use IEEE.std_logic_arith.all;
entity mem_fsm is
port ( clk, reset : IN std_logic; address : OUT std_logic_vector(3 downto 0); data:  INOUT std_logic_vector(7 downto 0);
cs, we, oe: OUT std_logic ); end mem_fsm;
architecture fsm_beh of mem_fsm is
type state_type is (idle, s1,s2,s3,s4);
signal state: state_type ;
signal cnt: std_logic_vector(3 downto 0);
begin
process (clk,reset)
begin if (reset ='1') then
state <= idle;
cnt <= "0000";
elsif (clk='1' and clk'event) then
case state is
when idle =>
state <= s1;
cnt <= "0000";
when s1 =>
state <= s2;
cnt <= "0000";
when s2 =>
cnt <= cnt + 1;
if (cnt < 15) then
state <= s2;
else
state <= s3;
end if;
when s3 =>
state <= s4;
cnt <= "0000";
when s4 =>
cnt <= cnt + 1;
state <= s4;
when others => cnt <= "0000";
state <= s1;
end if;
end if;
end process;


```

end case; end if; end process;
process(state)
begin
case state is
when idle => we <= '0';
oe <= '0';
data <= "ZZZZZZZ";
when s1 => we <= '1';
oe <= '0';
data <= "11000011";
when s2 => we <= '1';
oe <= '0';
data <= "11000011";
when s3 => we <= '0';
oe <= '1';
data <= "ZZZZZZZ";
when s4 => we <= '0';
oe <= '1';
data <= "ZZZZZZZ";
when others => we <= '0';
oe <= '0';
data <= "ZZZZZZZ";end case; end process; end fsm_beh;


SRAM cell picture below:



Dual part Memory: Add decoder, another set of read/write logic,bits lines, word lines:



SRAM naming convention: 32 * 8, "32by8" => 32 8-bit words.




Motivation for Standard

- Bed-of-nails printed circuit board tester gone**
 - We put components on both sides of PCB & replaced DIPs with flat packs to reduce inductance
 - Nails would hit components
 - Reduced spacing between PCB wires
 - Nails would short the wires
- PCB Tester must be replaced with built-in test delivery system - JTAG does that
- Need standard System Test Port and Bus
- Integrate components from different vendors
 - Test bus identical for various components
 - One chip has test hardware for other chips

Reading steps: Setup address lines, activate read line, Data available after specified amount of time.

Multiple read:

WE='1', CS='0', OE='0'




Truth Table


WE	CS	OE	I/O	Function
X	H	X	High-Z	Standby
H	L	H	High-Z	Output Disabled
H	L	L	Dout	Read Data
L	L	X	DIN	Write Data

Writing step: setup address lines, setup data lines and activate write line.

Bed-of-Nails Tester Concept




Bed-of-Nails Tester




CLB = Configurable Logic Block

- 4 'Slices' per CLB
- Each slice can work as logic (gates + flip-flop), distributed RAM, or shift register
- Switch Matrix connects to FPGA network




Left-hand and Right-hand slice

- SRL16 = 16-bit shift register (~ 16x1 bit memory)
- RAM16 = 16-bit RAM (~ 16x1 bit memory)
- LUT4 = 4-bit lookup table (~ 4x4bit memory)
- SLICEM = Slice that can work as memory or logic
- SLICEL = Slice that only works as logic



Interconnection Network

- Clock signals are distributed with a separate, dedicated network
 - Another reason to avoid gated clocks ..
- A recursive 'fish-bone' network ensures that clock arrives everywhere at the same time
- Clock signals generated externally or else inside of 'DCM'
 - DCM can create multiply/divide external clock to a different on-chip clock



Interconnect Network

- Interconnections are THE critical component in an FPGA
 - Largest physical area on a die
 - Largest power consumption
 - In most cases, wire delay becomes performance bottleneck
- Ironically, interconnections are hardly mentioned as a feature in FPGA product literature
 - Engineers like to hear about the number of CLBs in an FPGA, not about the number of wires between CLBs ...
- FPGA interconnect network is a hierarchical architecture
 - Many fast, short wires with small drive capacity
 - Few longer wires with high drive capacity

Summary CLB

- 1 configurable logic block contains 4 slices
- Each slice contains a combination of
 - 2 LUT
 - 2 flip flop
 - MUXes
 - Carry-logic
- A LUT can operate as
 - Random logic function of 4 inputs
 - 16-bit RAM
 - 16-bit shift register
- Tools report area results in slices
 - Slices can be many different things, depending on configuration


Field-Programmable Device (FPD)

- a general term that refers to any type of integrated circuit used for implementing digital hardware, where the chip can be configured by the end user to realize different designs.

Programmable Logic Array (PLA)

- A relatively small FPD
- Contain two levels of logic
 - an AND-plane
 - an OR-plane,
 - both planes are programmable

PLA Implementation




Programmable Array Logic (PAL)

- PLAs were introduced in the early 1970s by Philips, their main drawbacks were :
 - Expensive to manufacture
 - Offered somewhat poor speed-performance.
 - Both were due to the two levels of configurable logic
- To overcome these weaknesses, Programmable Array Logic (PAL) devices were developed.

Programmable Array Logic (PAL)

- Relatively small FPD that has a programmable AND-plane followed by a fixed OR-plane



Programmable Array Logic (PAL)


- Relatively small FPD that has a programmable AND-plane followed by a fixed OR-plane

Generic Array Logic (GAL)

- Programmable Array Logic (PAL), and.
- Complex Programmable Logic Devices (CPLDs)
- CPLD — a more Complex PLD that consists of an arrangement of multiple SPLD-like blocks on a single chip.

Antifuses

- Antifuses are originally open-circuits and take on low resistance only when programmed.



Instruction Register Loading with JTAG

