
## 1. More on latches

a. S-R NOR latch below




<u>   S                                 </u>	R	$\mathbf{Q}_{n+1}$			
0	0	$Q_n$			
0	1	0			
1	0	1			
1 1		Undefined			
<b>Characteristic Table</b>					

b. State transition table for S-R NOR latch

State Transition Table for S-R NOR Latch							
<b>Present Inputs</b>		<b>Present State</b>	<b>Next State</b>	Tune of Cinemia			
S	R	Q	Q'	Type of Circuit			
0	0	0					
0	0	1					
0	1	0					
0	1	1					
1	0	0					
1	0	1					
1	1	0					
1	1	1					


- c. State transition diagram
  - i. Visual representation of circuit's output
  - ii. For every state, all possible output combinations need to be listed






## 2. Other latches


a. Clocking the latches



- b. Clocked J-K latch
  - i. Like a S-R latch





b. Clocked D latch





- 2. Flip-flops
  - a. Circuit terminology
  - b. Back to flip-flops
  - c. Advantages
  - d. Disadvantage
  - e. Types of flip flops







- f. Named flip flops work similarly to their latch counterparts
  - i. One new addition



- 3. Flip flop timing terminology
  - $a. \quad t_{su}$
  - $b. \quad t_h$
- 4. Falling edge-triggered master-slave D flip-flop



a. Timing diagram



5. Rising-edge triggered D flip-flop

