


1. More on latches
 - a. S-R NOR latch below




S	R	Q_{n+1}
0	0	Q_n
0	1	0
1	0	1
1	1	Undefined

Characteristic Table


- b. State transition table for S-R NOR latch

State Transition Table for S-R NOR Latch				
Present Inputs		Present State	Next State	Type of Circuit
S	R	Q	Q'	
0	0	0		
0	0	1		
0	1	0		
0	1	1		
1	0	0		
1	0	1		
1	1	0		
1	1	1		


- c. State transition diagram
 - i. Visual representation of circuit's output
 - ii. For every state, all possible output combinations need to be listed




2. Other latches
 - a. Clocking the latches







- b. Clocked J-K latch
 - i. Like a S-R latch







- b. Clocked D latch



2. Flip-flops
 - a. Circuit terminology
 - b. Back to flip-flops
 - c. Advantages
 - d. Disadvantage
 - e. Types of flip flops

 <p>Positive D Latch</p>	 <p>Negative D Latch</p>	 <p>Rising Edge D Flip-Flop</p>	 <p>Falling Edge D Flip-Flop</p>

 <p>S-R Flip-Flop (NOR)</p>	 <p>S-R Flip-Flop (NAND)</p>	 <p>J-K Flip-Flop</p>	 <p>T Flip-Flop</p>																																																			
<table><tr><th>S</th><th>R</th><th>$Q(t + 1)$</th></tr><tr><td>0</td><td>0</td><td></td></tr><tr><td>0</td><td>1</td><td></td></tr><tr><td>1</td><td>0</td><td></td></tr><tr><td>1</td><td>1</td><td></td></tr></table>	S	R	$Q(t + 1)$	0	0		0	1		1	0		1	1		<table><tr><th>S</th><th>R</th><th>$Q(t + 1)$</th></tr><tr><td>0</td><td>0</td><td></td></tr><tr><td>0</td><td>1</td><td></td></tr><tr><td>1</td><td>0</td><td></td></tr><tr><td>1</td><td>1</td><td></td></tr></table>	S	R	$Q(t + 1)$	0	0		0	1		1	0		1	1		<table><tr><th>J</th><th>K</th><th>$Q(t + 1)$</th></tr><tr><td>0</td><td>0</td><td></td></tr><tr><td>0</td><td>1</td><td></td></tr><tr><td>1</td><td>0</td><td></td></tr><tr><td>1</td><td>1</td><td></td></tr></table>	J	K	$Q(t + 1)$	0	0		0	1		1	0		1	1		<table><tr><th>T</th><th>$Q(t + 1)$</th></tr><tr><td>0</td><td></td></tr><tr><td>1</td><td></td></tr></table>	T	$Q(t + 1)$	0		1	
S	R	$Q(t + 1)$																																																				
0	0																																																					
0	1																																																					
1	0																																																					
1	1																																																					
S	R	$Q(t + 1)$																																																				
0	0																																																					
0	1																																																					
1	0																																																					
1	1																																																					
J	K	$Q(t + 1)$																																																				
0	0																																																					
0	1																																																					
1	0																																																					
1	1																																																					
T	$Q(t + 1)$																																																					
0																																																						
1																																																						


- f. Named flip flops work similarly to their latch counterparts
 - i. One new addition

3. Flip flop timing terminology

a. t_{su}

b. t_h

4. Falling edge-triggered master-slave D flip-flop



a. Timing diagram

